I.MX6Q EIM bus Clock Problem

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

I.MX6Q EIM bus Clock Problem

1,557件の閲覧回数
郑焰秋
Contributor I

The iMX6Q chip uses the EIM bus to communicate with the FPGA. When choosing asynchronous communication, the SignalTap of QuartusII software is used on the FPGA side to capture CS, OE, and RW signals. The effective duration of CS signals is not fixed. The device configuration is shown in the following figure

0 件の賞賛
返信
0 返答(返信)