RT117x Driving RTC_XTALI using External oscillator with 1.8V output

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

RT117x Driving RTC_XTALI using External oscillator with 1.8V output

279 Views
Marwan
Contributor II

Is it possible to drive RTC_XTALI  with external clock with dc level of 1.8V?
since ensuring that external clock match VDD_SNVS_ANA will increase the design complexity. Also 1.8V is below the absolute  maximum rating of clock inputs.

 

Marwan_2-1786726380644.pngMarwan_2-1786726380644.png

 

 

Tags (1)
0 Kudos
Reply
4 Replies

244 Views
Pablo_Ramos
NXP Employee
NXP Employee

Hi @Marwan,

As stated in the Hardware Development Guide for the MIMXRT1160/1170 Processor, if you want to feed an external low-frequency clock into RTC_XTALI, the RTC_XTALO pin must remain unconnected or be driven by a complementary signal. The logic level of this forcing clock must not exceed the VDD_SNVS_DIG level.

Additionally, the i.MX RT1170 Crossover Processors Data Sheet states that VDD_SNVS_DIG has an operating voltage range of 0.81 V to 0.95 V, with a typical value of 0.85 V.

This means that a 1.8 V signal would exceed the VDD_SNVS_DIG voltage level.

Best Regard,
Pablo

0 Kudos
Reply

230 Views
Marwan
Contributor II

Hi @Pablo_Ramos 

There is discrepency in the documents, as mention in other posts.
The datasheet state that it is referenced to VDD_SNVS_ANA.


Kind Regards,

 

Marwan

0 Kudos
Reply

212 Views
Pablo_Ramos
NXP Employee
NXP Employee

Hi @Marwan,

I apologize for the inconvenience.

Your observation is correct, and I will remark this internally.

For now, please refer to the datasheet and ensure that the external clock into RTC_XTALI does not exceed the VDD_SNVS_ANA supply level.

In this case, an external clock with dc level of 1.8V oscillator may be used, as long as VDD_SNVS_ANA is guaranteed to be at or above 1.8 V in the design.

Best Regards,
Pablo

0 Kudos
Reply

208 Views
Marwan
Contributor II

Hi @Pablo_Ramos,
thanks for your reply,

1 - is there away to guarantee that?
since this power rail is internally generated and there is no mention about whether is it programmable or not.

2 - is there a VDD_SNVS_ANA variance between IC batches?

 

Kind regards,

 

Marwan

Tags (1)
0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-2405414%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ERT117x%20Driving%20RTC_XTALI%20using%20External%20oscillator%20with%201.8V%20output%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2405414%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3E%3CSTRONG%3EIs%20it%20possible%20to%20drive%26nbsp%3BRTC_XTALI%26nbsp%3B%20with%20external%20clock%20with%20dc%20level%20of%201.8V%3F%3C%2FSTRONG%3E%3CBR%20%2F%3Esince%20ensuring%20that%20external%20clock%20match%20VDD_SNVS_ANA%20will%20increase%20the%20design%20complexity.%20Also%201.8V%20is%20below%20the%20absolute%26nbsp%3B%20maximum%20rating%20of%20clock%20inputs.%3C%2FP%3E%3CBR%20%2F%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22Marwan_2-1786726380644.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22Marwan_2-1786726380644.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22Marwan_2-1786726380644.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22Marwan_2-1786726380644.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22Marwan_2-1786726380644.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F394667iAFEFC482FD48080E%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22Marwan_2-1786726380644.png%22%20alt%3D%22Marwan_2-1786726380644.png%22%20%2F%3E%3Cspan%20class%3D%22lia-inline-image-caption%22%20onclick%3D%22event.preventDefault()%3B%22%3EMarwan_2-1786726380644.png%3C%2Fspan%3E%3C%2Fspan%3E%3CSPAN%20class%3D%22lia-inline-image-caption%22%20onclick%3D%22event.preventDefault()%3B%22%3EMarwan_2-1786726380644.png%3C%2FSPAN%3E%3C%2FSPAN%3E%3CSPAN%20class%3D%22lia-inline-image-caption%22%20onclick%3D%22event.preventDefault()%3B%22%3EMarwan_2-1786726380644.png%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CBR%20%2F%3E%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2405445%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20RT117x%20Driving%20RTC_XTALI%20using%20External%20oscillator%20with%201.8V%20output%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2405445%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%26nbsp%3B%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F264769%22%20target%3D%22_blank%22%3E%40Marwan%3C%2FA%3E%2C%3C%2FP%3E%0A%3CP%3EAs%20stated%20in%20the%20Hardware%20Development%20Guide%20for%20the%20MIMXRT1160%2F1170%20Processor%2C%20if%20you%20want%20to%20feed%20an%20external%20low-frequency%20clock%20into%20RTC_XTALI%2C%20the%20RTC_XTALO%20pin%20must%20remain%20unconnected%20or%20be%20driven%20by%20a%20complementary%20signal.%20The%20logic%20level%20of%20this%20forcing%20clock%20must%20not%20exceed%20the%20VDD_SNVS_DIG%20level.%3C%2FP%3E%0A%3CP%3EAdditionally%2C%20the%20i.MX%20RT1170%20Crossover%20Processors%20Data%20Sheet%20states%20that%20VDD_SNVS_DIG%20has%20an%20operating%20voltage%20range%20of%200.81%20V%20to%200.95%20V%2C%20with%20a%20typical%20value%20of%200.85%20V.%3C%2FP%3E%0A%3CP%3EThis%20means%20that%20a%201.8%20V%20signal%20would%20exceed%20the%20VDD_SNVS_DIG%20voltage%20level.%3CBR%20%2F%3E%3CBR%20%2F%3EBest%20Regard%2C%3CBR%20%2F%3EPablo%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2405541%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20RT117x%20Driving%20RTC_XTALI%20using%20External%20oscillator%20with%201.8V%20output%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2405541%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%26nbsp%3B%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F231808%22%20target%3D%22_blank%22%3E%40Pablo_Ramos%3C%2FA%3E%26nbsp%3B%3CBR%20%2F%3E%3CBR%20%2F%3EThere%20is%20discrepency%20in%20the%20documents%2C%20as%20mention%20in%20other%20posts.%3CBR%20%2F%3EThe%20datasheet%20state%20that%20it%20is%20referenced%20to%20VDD_SNVS_ANA.%3CBR%20%2F%3E%3CBR%20%2F%3E%3CBR%20%2F%3EKind%20Regards%2C%3C%2FP%3E%3CBR%20%2F%3E%3CP%3EMarwan%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2405845%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20RT117x%20Driving%20RTC_XTALI%20using%20External%20oscillator%20with%201.8V%20output%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2405845%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%26nbsp%3B%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F264769%22%20target%3D%22_blank%22%3E%40Marwan%3C%2FA%3E%2C%3C%2FP%3E%0A%3CP%3EI%20apologize%20for%20the%20inconvenience.%3C%2FP%3E%0A%3CP%3EYour%20observation%20is%20correct%2C%20and%20I%20will%20remark%20this%20internally.%3C%2FP%3E%0A%3CP%3EFor%20now%2C%20please%20refer%20to%20the%20datasheet%20and%20ensure%20that%20the%20external%20clock%20into%20RTC_XTALI%20does%20not%20exceed%20the%20VDD_SNVS_ANA%20supply%20level.%3C%2FP%3E%0A%3CP%3EIn%20this%20case%2C%20an%20external%20clock%20with%20dc%20level%20of%201.8V%20oscillator%20may%20be%20used%2C%20as%20long%20as%20VDD_SNVS_ANA%20is%20guaranteed%20to%20be%20at%20or%20above%201.8%20V%20in%20the%20design.%3C%2FP%3E%0A%3CP%3EBest%20Regards%2C%3CBR%20%2F%3EPablo%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2405850%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20RT117x%20Driving%20RTC_XTALI%20using%20External%20oscillator%20with%201.8V%20output%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2405850%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%26nbsp%3B%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F231808%22%20target%3D%22_blank%22%3E%40Pablo_Ramos%3C%2FA%3E%2C%3CBR%20%2F%3Ethanks%20for%20your%20reply%2C%3CBR%20%2F%3E%3CBR%20%2F%3E1%20-%20is%20there%20away%20to%20guarantee%20that%3F%3CBR%20%2F%3Esince%20this%20power%20rail%20is%20internally%20generated%20and%20there%20is%20no%20mention%20about%20whether%20is%20it%20programmable%20or%20not.%3CBR%20%2F%3E%3CBR%20%2F%3E2%20-%20is%20there%20a%20VDD_SNVS_ANA%20variance%20between%20IC%20batches%3F%3C%2FP%3E%3CBR%20%2F%3E%3CP%3EKind%20regards%2C%3C%2FP%3E%3CBR%20%2F%3E%3CP%3EMarwan%3C%2FP%3E%3C%2FLINGO-BODY%3E