MIMXRT1173 Ethernet bus fault

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

MIMXRT1173 Ethernet bus fault

跳至解决方案
3,367 次查看
dUb
Contributor II

Hi,

we tested the SDK Example: ENET_QOS peripheral on the MIMXRT1176-EVK, everthing is ok. Now we are testing the same example on a custom board. The target is a MIMXRT1173.

We skiped the DCDC volatge adjustement in the BOARD_BootClockRUN() function because the DCD is bypass on our board and we use a PMIC.

A bus fault exception is raised on the first enet_qos register access:

enet_qos_txrx_multiring_trancfer.c : status = PHY_Init(&phyHandle, &phyConfig);

-> fsl_phyrtl8211f.c : MDIO_Init(handle->mdioHandle);

-> fsl_enet_qos_mdio.c : ENET_QOS_SetSMI(base, resource->csrClock_Hz);

-> fsl_enet_qos.c : base->MAC_MDIO_ADDRESS = ENET_QOS_MAC_MDIO_ADDRESS_CR(crDiv); (l1699)

We suspect a power default on the peripheral.

The domain Megamix seems to be well power up because we can read the SAI peripheral registers.

We dump some registers during the 2 tests and we noted a difference in the VDDSOC2PLL_AI_RDATA register:

On EVK board, its value is 10000000000101000 and on our custom board: 10000000000000000.

The doc is very light about this register. Please, Could you give me some details about this register or any suggestion about our problem?

We note the same problem with the USB peripheral. As this target is security enhanced, is there any fuse to lock these peripherals ?

Thanks

 

 

 

0 项奖励
回复
1 解答
3,180 次查看
dUb
Contributor II

We found the problem origin, the RT1173 has no enet_qos! The datasheet specify that only the RT1176 and RT1117 have an enet 1GB with TSN, you had to understand that enet_qos are not embedeed on other version!

在原帖中查看解决方案

5 回复数
3,181 次查看
dUb
Contributor II

We found the problem origin, the RT1173 has no enet_qos! The datasheet specify that only the RT1176 and RT1117 have an enet 1GB with TSN, you had to understand that enet_qos are not embedeed on other version!

3,241 次查看
vincent_massonn
Contributor IV


Hi,

I am working with my colleague on this problem.
The power sequence is correct and we followed the HW guide requirements.
Could you give the minimum initialization to access the ethernet register (what is required basically, which register) ?

We don't understand all SOC works correclty but it's not possible to read or write the internal register of USB and ETHERNET peripheral.


Thanks.

0 项奖励
回复
3,338 次查看
_Leo_
NXP TechSupport
NXP TechSupport

Hi @dUb,

Thank you so much for your interest in our products and for using our community.

Since the SDK example works on the EVK but not on the custom board, I would recommend starting to address the issue by checking your hardware.

If you are using a PMIC instead of the DC-DC regulator, have you consulted Application Note AN13213 Using i.MX RT117x Processor with PF5020 PMIC for Auto Application?

Regarding the information of the VDDSOC2PLL_AI_RDATA registers, indeed there is no more information than what is mentioned in section 16.3.3 Analog IP (AI) Interface of the reference manual yet. Sorry for this inconvenience.

0 项奖励
回复
3,270 次查看
dUb
Contributor II

Hi,

thanks for your answer! Yes we designed our board according to the application note. You can see in attachment, the waveform of our PMIC.

Many peripherals (UART, CAN, GPIO, SPI, MIPI, ect...) are working, but only two peripherals have the same problem: when we try to read the registers of the ENET or USB with a debug probe, the following error
is raised : read memory error: Unable to read memory.
How we can check the power state of these peripherals?

 

0 项奖励
回复
3,251 次查看
_Leo_
NXP TechSupport
NXP TechSupport

I am sorry to inform you that I did not find a way to verify the power status of these peripherals, what I can recommend is to try with the external signals and, on the other hand, consult the recommendations of the Hardware Development Guide for those specific modules.

0 项奖励
回复