iMX8QM SCU DDR Configuration Issue

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

iMX8QM SCU DDR Configuration Issue

1,146件の閲覧回数
prashanthkumar
Contributor II

Hi,

We are working on iMX8QM Custom board with 4.14.98 Kernel BSP (1.2 SCU Firmware). We have boards with 2GB, 4GB & 6GB DDR configuration. By default only one of the DDR configuration will support while compilation time.

The SCFW Compilation Command:
make qm R=B0 B=val M=1 DDR_CON=dcd_b0_6GB_1.6GHz U=2

But we need to compile multiple DDR files, output should be single "scfw_tcm.bin" binary & should support different boards having different DDR configuration. We have some board configuration GPIOs, which is having hardware pull up. Is it possible to differentiate & initialize/compile different DDR configuration (2GB/4Gb/6GB) files based on these board configuration GPIOs in SCFW?

Thanks in Advance,

Best Regards,

Prashanth Kumar K

0 件の賞賛
2 返答(返信)

908件の閲覧回数
art
NXP Employee
NXP Employee

In the current SCU firmware implementation, there is no way to dynamically configure the DDR parameters depending on any conditions during the ROM and SCFW boot flow.


Have a great day,
Artur

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

0 件の賞賛

908件の閲覧回数
prashanthkumar
Contributor II

Dear Team,

We are waiting for your valuable reply.

Best Regards,

Prashanth Kumar K

0 件の賞賛