i.MX6ULL NAND boot question

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

i.MX6ULL NAND boot question

ソリューションへジャンプ
1,958件の閲覧回数
m_c
Senior Contributor I

1. In the Table 8-10 of i.MX6ULL reference manual <http://nxp.com/doc/imx6ullrm>, BOOT_CFG2[4:3] for boot search count. Are 00, 01 both for two boot search count?

pastedImage_1.png

2. In the Table 5-7 of i.MX6ULL reference manual <http://nxp.com/doc/imx6ullrm>, there are some reserved pins for NAND boot, like BOOT_CFG2[0]. What is the recommended status for these reserved pins when booting? NC, pull-up, pull-down?

pastedImage_2.png

ラベル(1)
0 件の賞賛
返信
1 解決策
1,873件の閲覧回数
AldoG
NXP TechSupport
NXP TechSupport

Hello,

 

1.- Yes, you're a correct

2.- You may place a pull-down resistor to this reserved pins, if planning to use fuses please do not burn these, as the behavior may be unpredictable.

 

Hope this helps,

Best regards,

Aldo.

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
1,874件の閲覧回数
AldoG
NXP TechSupport
NXP TechSupport

Hello,

 

1.- Yes, you're a correct

2.- You may place a pull-down resistor to this reserved pins, if planning to use fuses please do not burn these, as the behavior may be unpredictable.

 

Hope this helps,

Best regards,

Aldo.

0 件の賞賛
返信