i.MX6 EIM Asynchronous Timing

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

i.MX6 EIM Asynchronous Timing

1,291 Views
mlu
Contributor I

I am trying to program EIM CS0 for non-multiplexed asynchronous access to CPLD-based registers, but I cannot program proper timing of CS, OE, ADV, etc unless I understand when the processor samples data from the data bus during a read cycle.  I have read the EIM section of the IMX6DQ Reference Manual, but did not find the answer.  When during an asynchronous read cycle does the i.MX6 latch data from the data bus?

Labels (1)
Tags (2)
0 Kudos
Reply
1 Reply

628 Views
LinWang
NXP Employee
NXP Employee

Hi Mike,

Please share your schematic first, let's double check if connections are correct.

Thanks!

Lin

0 Kudos
Reply