Which i.MX6SDL boot flow timing can be captured by JTAG ICE?

[satoshishimoda]

Hi community,

I have a question about i.MX6SDL boot.

We want to use JTAG ICE to confirm the reason why a i.MX6DL based custom board does not boot correctly.

Then, would you let me know which timing in Figure 8-1 of IMX6SDLRM Rev.2 can be captured by JTAG ICE?

(e.g. all block except "Reset")

Best Regards,

Satoshi Shimoda

[igorpadykov · Accepted solution]

Hi Satoshi

I am afraid that without knowing ROM sources (as you know they are not

available for customers) this is not possible.

However jtag is useful for bring-up purposes. After boot fail connect

jtag and check:

1. read SRC_SBMR1,2 register for sampled boot configuration

2. read boot data at 0x907400, processor puts there IVT header from boot device

3. read log buffer, example on:

i.MX6Q NAND boot issues

sorry 2,3 are undocumented, there is no description in RM.

Very helpful for narrow down boot issues is to provide permanent voltage

to VDD_SNVS_IN and extending POR.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

[satoshishimoda]

Hi Igor,

Thank you for your advice.

> I am afraid that without knowing ROM sources (as you know they are not

> available for customers) this is not possible.

OK, I understood.

In fact, our partner's custom board cannot boot and JTAG ICE cannot find target.

So we want the information what state will be connected to JTAG ICE to find i.MX6DL fails boot on what status.

Best Regards,

Satoshi Shimoda