Where pll4_bypass_src is set to choose osc 24MHz or CLK2_N/P as source in linux BSP code?

cancel
Showing results for 
Search instead for 
Did you mean: 

Where pll4_bypass_src is set to choose osc 24MHz or CLK2_N/P as source in linux BSP code?

490 Views
gelei
Contributor I

Hi NXP engineers,

On the 6qp_sabreauto board, ESAI use 24.576Mhz external osc as clock source,and the clock route is like this:

pastedImage_1.png

In the kernel code, only esai_sel is set by imx6qdl_sabreauto.dtsi to choose 'PLL4 divide clock':

pastedImage_2.png

I didn't see where pll4_bypass_src is set in the BSP code:

pastedImage_3.png

We need to use 24MHz osc as pll4 source,so we need to know where pll4_bypass_src is set in the BSP code(but we can't find related code).

Can someone explain this in detail? LilyZhangliqiang

Thanks! 

Labels (1)
0 Kudos
3 Replies

232 Views
igorpadykov
NXP TechSupport
NXP TechSupport

thanks, pll4_bypass_src is set in the BSP code in linux/arch/arm/mach-imx/clk-imx6q.c :

    clk[IMX6QDL_PLL4_BYPASS] = imx_clk_mux_flags("pll4_bypass", base + 0x70, 16, 1,
pll4_bypass_sels, ARRAY_SIZE(pll4_bypass_sels), CLK_SET_RATE_PARENT); 

Best regards
igor

0 Kudos

232 Views
gelei
Contributor I

Hi igor,

the esai clk route for sabreauto board is as below:

pastedImage_1.png

0 Kudos

232 Views
gelei
Contributor I

Ignore this topic. I know how imx6 sabreauto board handle  pll4_bypass_src now.

0 Kudos