Hello,
As stated, in the following, for example, considerations, the main question really
is how different the transmit and receive UART clocks can be. The clock mismatch
error about +/-2% is acceptable.
“Determining Clock Accuracy Requirements for UART Communications”
https://pdfserv.maximintegrated.com/en/an/AN2141.pdf
The voting scheme allows to improve noise immunity of data samples,
but in general clock accuracy considerations are the same, assuming
data are sampled at the center of bit period.
Have a great day,
Yuri
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!
- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------