Question, i.MX6SX eMMC boot

cancel
Showing results for 
Search instead for 
Did you mean: 

Question, i.MX6SX eMMC boot

1,650 Views
SLICE
Contributor IV

Dear team,

I would like to ask about eMMC BOOT of i.MX6SX.

My customer is trying to boot-up i.MX6SX from eMMC.

And they saw that boot cannot be done in the following case.

- LCD1_DATA04(SRC_BOOT_CFG04)=H, LCD1_DATA15(SRC_BOOT_CFG15)=H

For the other settings such as below, the boot from eMMC can be done.

- LCD1_DATA04(SRC_BOOT_CFG04)=L, LCD1_DATA15(SRC_BOOT_CFG15)=L

- LCD1_DATA04(SRC_BOOT_CFG04)=L, LCD1_DATA15(SRC_BOOT_CFG15)=H

- LCD1_DATA04(SRC_BOOT_CFG04)=H, LCD1_DATA15(SRC_BOOT_CFG15)=L

They are using eMMC 4.41 compliant chip, and they believe that FastBoot mode and DDR mode can be enabled simultaneously for i.MX6SX eMMC boot.

Is it true?

If yes, please let me know what they should do to achieve enabling both of FastBoot mode and DDR mode.

Thanks,

Miyamoto

Labels (1)
0 Kudos
25 Replies

938 Views
weidong_sun
NXP TechSupport
NXP TechSupport

Hello Masamichi,

 >>is it true?

If yes, please let me know what they should do to achieve enabling both of FastBoot mode and DDR mode.

Yes, FastBoot and DDR mode can be used simultaneously. But these 2 modes must be supported by eMMC device.


Have a great day,
(Weidong)

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos

938 Views
SLICE
Contributor IV

Hello Weidong,

Thanks for your comment.

The customer uses eMMC 4.41 compliant device, so the eMMC chip supports both of FastMode and DDR mode.

Correct?

Thanks,

Miyamoto

0 Kudos

938 Views
SLICE
Contributor IV

Hello Weidong,

I am still waiting for you!

The customer uses eMMC 4.41 compliant device,

So could you please give advice to achieve eMMC boot with FastBoot and DDR mode simultaneously?

Best Regards,

Miyamoto

0 Kudos

938 Views
SLICE
Contributor IV

Hello,

I am still waiting for you!

BR,

miyamoto

0 Kudos

938 Views
weidong_sun
NXP TechSupport
NXP TechSupport

Hello Masamichi,

    Sorry for my late reply!

    I checked errata for i.MX6SX( see document "IMX6SXCE.pdf"), There are no errors clarified on Fast boot with DDR mode in it, so Fast boot with DDR mode should be supported by i.MX6SX.

    I configured boot selection according to i.MX6SX EVK board, see following, please!

---------------------------------------------------------------------------------------------------------------------------------------------------------------------

BOOT_CFG1[7:6] = 01     LCD1_DATA7=0      LCD1_DATA6=1           boot from uSHDC

BOOT_CFG1[5] = 1          LCD1_DATA5 = 1                                         MMC protocal

BOOT_CFG1[4] = 1          LCD1_DATA4 = 1                                         Fast boot mode

BOOT_CFG1[3:2]=x0       LCD1_DATA3 = x     LCD1_DATA2 = 0         Fast boot ACK enable

BOOT_CFG1[1] = 1         LCD1_DATA1 = 1                                          eMMC reset enabled via the SD_RST pad

BOOT_CFG1[0] = 0         LCD1_DATA0 = 0                                          Through the SD pad

 

BOOT_CFG2[7:5] = 110  LCD1_DATA15=1            LCD1_DATA14=1    LCD1_DATA13=0   8bit DDR mode

BOOT_CFG2[4:3] =11     LCD1_DATA12 = 1   LCD1_DATA11=1                          Boot from uSDHC-4 port

BOOT_CFG2[2] = 0           LCD1_DATA10 = 0                                             BOOT cpu /ddr Frequecy 792/400 MHz

------------------------------------------------------------------------------------------------------------------------------------------------------------------------

In additon, see Table 8-18. MMC and eMMC boot details (continued) of reference manual.

pastedImage_4.png

In the list, Fast boot and DDR mode are described clearly!

Please let customer try above! If there still exsit issues, I will confirm it with i.MX Expert team!

Have a nice day!

Best Regards,

Weidong

0 Kudos

938 Views
Aemj
Contributor IV

Hello Weidong,

Thanks for your reply.

On the customer’s lab, they saw boot failed when they set the BOOT_CFGxx as below on the SABRE board.

- LCD1_DATA04(SRC_BOOT_CFG04)=H, LCD1_DATA15(SRC_BOOT_CFG15)=H

 

In my understanding, one should set BOOT_CFG2[7:5] as below for DDR mode of eMMC.

BOOT_CFG2[7:5]=101: for 4bit DDR

BOOT_CFG2[7:5]=110: for 8bit DDR

Correct?

Best Regards,

Miyamoto

0 Kudos

935 Views
b50231katsuhiro
NXP Employee
NXP Employee

Hi weidong.sun

could you please follow-up to this question.

0 Kudos

938 Views
SLICE
Contributor IV

Hello Weidong,

I am still waiting for your RE.

Thanks,

Miyamoto

0 Kudos

938 Views
SLICE
Contributor IV

Hello Weidong,

In my customer's understanding, it is possible for i.MX6SX to boot from eMMC with FastBoot and DDR mode simultaneously by setting BOOT_CFG1[4] =1 and BOOT_CFG2[7:5]=110(or 101).

Is it true?

Best Regards,

Miyamoto

0 Kudos

938 Views
weidong_sun
NXP TechSupport
NXP TechSupport

Hi Masamichi,

     I discussed the question with FAE and AE team, Fast boot and 8-BIT DDR mode are independent respectively!

I have asked my colleague Jimmy Chan to help to do test on i.MX6SX board for your question, so let us wait for result!

Regards,

Weidong

0 Kudos

938 Views
SLICE
Contributor IV

Hello wigros.sun

Thanks a lot for your support!

I will wait.

Best Regards,

Miyamoto

0 Kudos

938 Views
weidong_sun
NXP TechSupport
NXP TechSupport

Hello Masamichi,

   I found there is no eMMC Flash on i.mx6sx evk board, it is DNP status. So we have no way to do the test. We will submit the issue to i.MX Expert team.

   So I have to say sorry for it, we will have to wait for i.MX Expert team's reply!

Have a nice day!

Weidong

0 Kudos

938 Views
SLICE
Contributor IV

Hello weidong.sun

I have asked the customer about boot_cfg1, boot_cfg2 setting.

Please wait for a while.

Best Regards,

Miyamoto

0 Kudos

938 Views
SLICE
Contributor IV

weidong.sun

The settings are as below.

boot_cfg1[7:0] = b'01110000

boot_cfg2[7:0] = b'11010000

Best Regards,

Miyamoto

0 Kudos

938 Views
SLICE
Contributor IV

jimmychan

I posted the settings of boot_cfg1[0:7], bootcfg_2[0-7] to the Community.

https://community.nxp.com/thread/446176 

Thanks,

Miyamoto

0 Kudos

937 Views
jimmychan
NXP TechSupport
NXP TechSupport

I got the reply from the expert:

Yes, 6sx support ddr mode + fast boot mode.

But for fast boot mode, 6sx bootrom would not configure SD devices. So the customer need configure their emmc devices into ddr mode by ECSD register as default setting in advance.

0 Kudos

937 Views
SLICE
Contributor IV

Hi jimmychan

Thanks.

What is the ECSD register?

Does it mean CSD registers or Extended CSD registers in eMMC?

0 Kudos

935 Views
jimmychan
NXP TechSupport
NXP TechSupport

Extended CSD registers in eMMC

0 Kudos

935 Views
SLICE
Contributor IV

Hi jimmychan

Can you specify the actual address of the ECSD related to the DDR setting?

0 Kudos

934 Views
jimmychan
NXP TechSupport
NXP TechSupport

You can find it from the EMMC's datasheet.

0 Kudos