Pinout Differences Between MIMX8ML8DVNLZAB and 8MPLUSLPD4-CPU Eval Board

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Pinout Differences Between MIMX8ML8DVNLZAB and 8MPLUSLPD4-CPU Eval Board

573 Views
electronx
Contributor I

Hello,

I’ve noticed some discrepancies between the pin naming/assignment in the datasheet for the MIMX8ML8DVNLZAB processor and the schematic of the 8MPLUSLPD4-CPU evaluation board. Specifically, certain power pins (like VDD_SOC_17) are assigned to different locations.

  • The pinout in the datasheet matches exactly with my own PCB design.
  • However, in the 8MPLUSLPD4-CPU eval board schematic, some power pins (e.g., VDD_SOC_17) seem to be assigned to different pins compared to the datasheet.

What could be the reason for this difference?

  • Is it due to a different package type being used?
  • Is there a special revision or variant of the processor for the eval board?
  • Or is this a documentation error?

If anyone has experienced this or can provide clarification, I’d appreciate your help.

Thank you!

eva board compute module

electronx_0-1753813022217.png

Datasheet MIMX8ML8DVNLZAB

electronx_1-1753813049759.png

 

0 Kudos
Reply
1 Reply

551 Views
AldoG
NXP TechSupport
NXP TechSupport

Hello,

Here I think there is a little confusion on your side, please note that all 35 VDD_SOC pads are tied together on the EVK, so in your design it should be the same, no matter the pad number on the schematic since all are VDD_SOC.

Best regards/Saludos,
Aldo.

0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-2142894%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EPinout%20Differences%20Between%20MIMX8ML8DVNLZAB%20and%208MPLUSLPD4-CPU%20Eval%20Board%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2142894%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%2C%3C%2FP%3E%3CP%3EI%E2%80%99ve%20noticed%20some%20discrepancies%20between%20the%20pin%20naming%2Fassignment%20in%20the%20datasheet%20for%20the%20%3CSTRONG%3EMIMX8ML8DVNLZAB%3C%2FSTRONG%3E%20processor%20and%20the%20schematic%20of%20the%20%3CSTRONG%3E8MPLUSLPD4-CPU%3C%2FSTRONG%3E%20evaluation%20board.%20Specifically%2C%20certain%20power%20pins%20(like%20%3CSTRONG%3EVDD_SOC_17%3C%2FSTRONG%3E)%20are%20assigned%20to%20different%20locations.%3C%2FP%3E%3CUL%3E%3CLI%3EThe%20pinout%20in%20the%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E%3CSTRONG%3Edatasheet%3C%2FSTRONG%3E%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3Ematches%20exactly%20with%20my%20own%20PCB%20design.%3C%2FLI%3E%3CLI%3EHowever%2C%20in%20the%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E%3CSTRONG%3E8MPLUSLPD4-CPU%3C%2FSTRONG%3E%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3Eeval%20board%20schematic%2C%20some%20power%20pins%20(e.g.%2C%20VDD_SOC_17)%20seem%20to%20be%20assigned%20to%20different%20pins%20compared%20to%20the%20datasheet.%3C%2FLI%3E%3C%2FUL%3E%3CP%3EWhat%20could%20be%20the%20reason%20for%20this%20difference%3F%3C%2FP%3E%3CUL%3E%3CLI%3EIs%20it%20due%20to%20a%20different%20package%20type%20being%20used%3F%3C%2FLI%3E%3CLI%3EIs%20there%20a%20special%20revision%20or%20variant%20of%20the%20processor%20for%20the%20eval%20board%3F%3C%2FLI%3E%3CLI%3EOr%20is%20this%20a%20documentation%20error%3F%3C%2FLI%3E%3C%2FUL%3E%3CP%3EIf%20anyone%20has%20experienced%20this%20or%20can%20provide%20clarification%2C%20I%E2%80%99d%20appreciate%20your%20help.%3C%2FP%3E%3CP%3EThank%20you!%3CBR%20%2F%3E%3CBR%20%2F%3Eeva%20board%20compute%20module%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22electronx_0-1753813022217.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22electronx_0-1753813022217.png%22%20style%3D%22width%3A%20181px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F350060i89C1B8A5C8E06AFD%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22electronx_0-1753813022217.png%22%20alt%3D%22electronx_0-1753813022217.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3CBR%20%2F%3E%3CBR%20%2F%3EDatasheet%26nbsp%3BMIMX8ML8DVNLZAB%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22electronx_1-1753813049759.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22electronx_1-1753813049759.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F350061i99E05EEEB16D27DE%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22electronx_1-1753813049759.png%22%20alt%3D%22electronx_1-1753813049759.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FP%3E%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2143892%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Pinout%20Differences%20Between%20MIMX8ML8DVNLZAB%20and%208MPLUSLPD4-CPU%20Eval%20Board%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2143892%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%2C%3CBR%20%2F%3E%3CBR%20%2F%3EHere%20I%20think%20there%20is%20a%20little%20confusion%20on%20your%20side%2C%20please%20note%20that%20all%2035%20VDD_SOC%20pads%20are%20tied%20together%20on%20the%20EVK%2C%20so%20in%20your%20design%20it%20should%20be%20the%20same%2C%20no%20matter%20the%20pad%20number%20on%20the%20schematic%20since%20all%20are%20VDD_SOC.%3CBR%20%2F%3E%3CBR%20%2F%3EBest%20regards%2FSaludos%2C%3CBR%20%2F%3EAldo.%3C%2FP%3E%3C%2FLINGO-BODY%3E