Pin terminations for PCIE

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Pin terminations for PCIE

1,171 次查看
pbain
Contributor III

Hi, part of the design of a new project is using a mSATA flash drive (pSLC). The only connection to the PCIE interface is PCIE_SATA0_TX0_N/P and PCIE_SATA0RX0_N/P. Using a i.MX8QM.
I have worked out some of the terminations based on the reference designs provided, and the Hardware Developers Guide document, but am unsure what to do with the remaining pins. Schematic is attached. Are you able to help?

Thanks,
Peter

标记 (2)
0 项奖励
回复
1 回复

1,090 次查看
Yuri
NXP Employee
NXP Employee

Hello,

 

 

  Note, the i.MX8 is still in preproduction stage (not fully launched yet), therefore full documentation

is not published.

  Generally You may refer to MCIMX8QM-CPU MEK scheme and “Unused Input / Output

Guidance” in i.MX8 QM/i.MX8 QXP Hardware Developer’s Guide regarding unused (if any)

PCIe.

 

Have a great day,

Yuri

 

-------------------------------------------------------------------------------

Note:

- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored

Please open a new thread and refer to the closed one, if you have a related question at a later point in time.

0 项奖励
回复