PCIe Bandwidth

cancel
Showing results for 
Search instead for 
Did you mean: 

PCIe Bandwidth

255 Views
Contributor I

What bandwidth should we expect to achieve with the I.MX8 PCI-E Gen 2 interface?

Currently, we have a Xilinx Kintex-7 FPGA design and can achieve 2.8 Gbps when transmitting from the I.MX8 to the FPGA and only 2.2 Gbps when receiving from the FPGA to the I.MX8. To achieve the 2.8 Gbps trasmitting rate from the I.MX8 to the FPGA we are using the I.MX8’s PCIe DMA engine.

We would like to achieve above 2.5 Gbps when receiving from the FPGA to the I.MX8. We have tried using the I.MX8’s PCIe DMA engine as well as a DMA engine inside the FPGA with no success. In addition, we have tried pushing test data over the PCIe bus and still the I.MX8 would not accept data faster than 2.2 Gbps.

Labels (1)
0 Kudos
8 Replies

140 Views
Contributor III

The data look promising, but I agree with @adamdgray , it lacks some details :

- Hadware : how was made the connection between the boards ? A cable (which one?) between the M2 slots or a cable/card between the B2B connectors ?

- Software : is it possible to have the BSP used for these tests ?

 

Best regards

0 Kudos

188 Views
NXP TechSupport
NXP TechSupport

Regarding to the PCIe protocol, EP is act as bus master to kick off the data transactions.

RC can't act the master in the EP's data transactions.

 

Hope the information is helpful to you.

Have a nice day!

B.R,

weidong

0 Kudos

182 Views
Contributor I

Do you have any data for the Root Complex transactions?

0 Kudos

174 Views
NXP TechSupport
NXP TechSupport

No, We don't have the benchmark of the RC transactions.

 

0 Kudos

201 Views
NXP TechSupport
NXP TechSupport

Hello Adam,

   The data is from design team, test diagram is below:

i.MX boar PCIe(RC) <------>i.MX board PCIe(EP)

 

Hope the information is helpful to you.

Have a nice day!

B.R,

Weidong

 
0 Kudos

196 Views
Contributor I

Sorry, that diagram did not provide any new information.

I am asking you to clarify who was the bus master in the data you provided and if you have any information why the data rate is so much slower in one direction.

0 Kudos

230 Views
NXP TechSupport
NXP TechSupport

Hello Adam,

Below is our test result for I.MX8 PCIe:

pastedImage_1.png

Two boards, one board PCIe used as EP, the other one PCIe used as RC.

Connect by two board.

Hope the information is helpful to you.

Have a nice day!

B.R,

Weidong

0 Kudos

221 Views
Contributor I

Can you clarify the data. Was the Endpoint the master and the RC the slave?

Did you do have any data with other side being the master?

 

Assuming the End Point is the master for this data, is there a reason the EP can accept data so much faster then the RC?

0 Kudos