Missing DRAM lines

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 
2,301件の閲覧回数
olegpereverzev
Contributor I

Hello. In my application I am trying to couple i.MX6 with standard 240-pin DDR3 UDIMM. I've noticed that DDR3 UDIMM specifications imply that you have DQM8 and SDQS8 (and inverted /SDQS8), but there are no such pins on i.MX6. As i understand this can lead to misclocking some chips on DIMM memory device.

Is there any way to fix such trouble? Like duplicating other signal or faking it? Or any other way?

ラベル(5)
タグ(3)
0 件の賞賛
返信
1 解決策
2,162件の閲覧回数
Yuri
NXP Employee
NXP Employee

  The 9-th [DQM8 and SDQS8 (and inverted /SDQS8)] is used for checking.
The i.MX6 memory controller does not support it.

~Yuri.

元の投稿で解決策を見る

0 件の賞賛
返信
5 返答(返信)
2,163件の閲覧回数
Yuri
NXP Employee
NXP Employee

  The 9-th [DQM8 and SDQS8 (and inverted /SDQS8)] is used for checking.
The i.MX6 memory controller does not support it.

~Yuri.

0 件の賞賛
返信
2,162件の閲覧回数
olegpereverzev
Contributor I

Thanks. So if I will use non-ECC memory I can ignore those pins?

0 件の賞賛
返信
2,162件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Probably yes.

0 件の賞賛
返信
2,162件の閲覧回数
olegpereverzev
Contributor I

Thanks, I'll give it a try.

0 件の賞賛
返信
2,162件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

He Oleg

seems it can not be used with i.MX6, in general you can

look at datasheet and try to understand purpose of DQM8 and SDQS8.

I doubt if it can be "duplicated" or "fixed" by some way.

Best regards

igor