MIMX8ML8CVNKZAB LPDDR4 interface

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

MIMX8ML8CVNKZAB LPDDR4 interface

ソリューションへジャンプ
2,148件の閲覧回数
aprakashbaler
Contributor I

Hello I am using MIMX8ML8CVNKZAB I.MX processor in one of my design. In the IBIS model available on the website, ODT SUB models for DQ and DQS signal is having 40, 48 and 60 ohm impedance, and i want to know what is the ODT structure pull up or pull down or Thevenin. is can i get the full range of ODT available for the device.

and one more thing observed in the IBIS model is pins  AA4 and AA5 mentioned as a differential.

タグ(1)
0 件の賞賛
返信
1 解決策
2,129件の閲覧回数
Rita_Wang
NXP TechSupport
NXP TechSupport

Recommend you to refer to our reference design and the IMX8MPHDG.

 

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
2,130件の閲覧回数
Rita_Wang
NXP TechSupport
NXP TechSupport

Recommend you to refer to our reference design and the IMX8MPHDG.

 

0 件の賞賛
返信