Issues about PM Debug on IMX6DL

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Issues about PM Debug on IMX6DL

1,392 次查看
tony_l_cai
Contributor III

Dear all,

     I have read the article  Android Power Management on i.MX6DQ/DL

and  “All PLLs will cut off, just 32KHZ sleep clock living (FSL done)” ,how to check?

could you give me more in details?

Thank you~

标签 (3)
0 项奖励
回复
3 回复数

953 次查看
igorpadykov
NXP Employee
NXP Employee

Hi tony

one can output necessary clock to CLKO1,2 pin and check

it by oscilloscope using register CCM_CCOSR, add debug code

to sources or use memtool for writing to CCM_CCOSR.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复

953 次查看
tony_l_cai
Contributor III

Hi Igor,

     If I find Some PLLs isn't cut off, how to cut off?

3Q~

0 项奖励
回复

953 次查看
igorpadykov
NXP Employee
NXP Employee

Hi tony

one can follow procedure described in sect.18.5.3.3 STOP mode

IMX6SDLRM

~igor

0 项奖励
回复