IMX93 UART 3 & UART 4 Have same pin resource

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

IMX93 UART 3 & UART 4 Have same pin resource

1,087 Views
deepakraj
Contributor III

Hi,

We are planning to use UART on the i.MX93 module. According to the datasheet, there are 8 LPUART instances available. However, we noticed that LPUART3 and LPUART4 appear to share the same pin resources:

  • GPIO_IO15
  • GPIO_IO14

We would like to understand how it is possible to use both LPUART3 and LPUART4 if they are mapped to the same pins. Additionally, what is the reason behind both UART instances sharing the same pin resources?

We also observed this configuration in the pinmux header file and would appreciate further clarification.



#define MX93_PAD_GPIO_IO15__GPIO2_IO15 0x004C 0x01FC 0x0000 0x0 0x0
#define MX93_PAD_GPIO_IO15__LPUART3_RX 0x004C 0x01FC 0x0418 0x1 0x0
#define MX93_PAD_GPIO_IO15__MEDIAMIX_CAM_DATA07 0x004C 0x01FC 0x0000 0x2 0x0
#define MX93_PAD_GPIO_IO15__MEDIAMIX_DISP_DATA11 0x004C 0x01FC 0x0000 0x3 0x0
#define MX93_PAD_GPIO_IO15__LPSPI8_SCK 0x004C 0x01FC 0x0000 0x4 0x0
#define MX93_PAD_GPIO_IO15__LPUART8_RTS_B 0x004C 0x01FC 0x0000 0x5 0x0
#define MX93_PAD_GPIO_IO15__LPUART4_RX 0x004C 0x01FC 0x0424 0x6 0x0
#define MX93_PAD_GPIO_IO15__FLEXIO1_FLEXIO15 0x004C 0x01FC 0x03A4 0x7 0x0

Thanks

0 Kudos
Reply
4 Replies

1,031 Views
deepakraj
Contributor III

Hi  @db16122 

So, it’s not possible to use UART3 and UART4 at the same time, right?

 
Thanks
0 Kudos
Reply

1,013 Views
db16122
Contributor IV

You may use UART3 and UART4 at same time but with different port setting. You can not use 2 UART with 2pin rxtx. You can use 2 uart with 4pin rx1tx1 rx2tx2

For detailed pin setting you need to refer to IMX93 usermanual

Tags (1)
0 Kudos
Reply

929 Views
vopal
Contributor I

If RD0 and TD0 of enet1 are not needed for other functions, then lpuart3 can route to these two pins. In this case, lpuart4 can route to gpio io15 and io14.

1.png

 

If RD0 and TD0 of enet2 are not needed for other functions, then lpuart4 can route to these two pins. In this case, lpuart3 can route to gpio io15 and io14.

2.png

 

0 Kudos
Reply

1,054 Views
db16122
Contributor IV

You need to select according to MUX Mode Select Field. You may use either UART3 or UART4

110 - Select mux mode: ALT6 mux port: LPUART4_TX of instance: lpuart4

001 - Select mux mode: ALT1 mux port: LPUART3_TX of instance: lpuart3

Tags (1)
0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-2339860%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EIMX93%20UART%203%20%26amp%3B%20UART%204%20Have%20same%20pin%20resource%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2339860%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%2C%3C%2FP%3E%3CP%3EWe%20are%20planning%20to%20use%20UART%20on%20the%20i.MX93%20module.%20According%20to%20the%20datasheet%2C%20there%20are%208%20LPUART%20instances%20available.%20However%2C%20we%20noticed%20that%20LPUART3%20and%20LPUART4%20appear%20to%20share%20the%20same%20pin%20resources%3A%3C%2FP%3E%3CUL%3E%3CLI%3EGPIO_IO15%3C%2FLI%3E%3CLI%3EGPIO_IO14%3C%2FLI%3E%3C%2FUL%3E%3CP%3EWe%20would%20like%20to%20understand%20how%20it%20is%20possible%20to%20use%20both%20LPUART3%20and%20LPUART4%20if%20they%20are%20mapped%20to%20the%20same%20pins.%20Additionally%2C%20what%20is%20the%20reason%20behind%20both%20UART%20instances%20sharing%20the%20same%20pin%20resources%3F%3C%2FP%3E%3CP%3EWe%20also%20observed%20this%20configuration%20in%20the%20pinmux%20header%20file%20and%20would%20appreciate%20further%20clarification.%3C%2FP%3E%3CP%3E%3CBR%20%2F%3E%3CBR%20%2F%3E%23define%20MX93_PAD_GPIO_IO15__GPIO2_IO15%200x004C%200x01FC%200x0000%200x0%200x0%3CBR%20%2F%3E%23define%20%3CSTRONG%3EMX93_PAD_GPIO_IO15__LPUART3_RX%3C%2FSTRONG%3E%200x004C%200x01FC%200x0418%200x1%200x0%3CBR%20%2F%3E%23define%20MX93_PAD_GPIO_IO15__MEDIAMIX_CAM_DATA07%200x004C%200x01FC%200x0000%200x2%200x0%3CBR%20%2F%3E%23define%20MX93_PAD_GPIO_IO15__MEDIAMIX_DISP_DATA11%200x004C%200x01FC%200x0000%200x3%200x0%3CBR%20%2F%3E%23define%20MX93_PAD_GPIO_IO15__LPSPI8_SCK%200x004C%200x01FC%200x0000%200x4%200x0%3CBR%20%2F%3E%23define%20MX93_PAD_GPIO_IO15__LPUART8_RTS_B%200x004C%200x01FC%200x0000%200x5%200x0%3CBR%20%2F%3E%23define%20%3CSTRONG%3EMX93_PAD_GPIO_IO15__LPUART4_RX%3C%2FSTRONG%3E%200x004C%200x01FC%200x0424%200x6%200x0%3CBR%20%2F%3E%23define%20MX93_PAD_GPIO_IO15__FLEXIO1_FLEXIO15%200x004C%200x01FC%200x03A4%200x7%200x0%3CBR%20%2F%3E%3CBR%20%2F%3EThanks%3CBR%20%2F%3E%3CBR%20%2F%3E%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2340728%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20IMX93%20UART%203%20%26amp%3B%20UART%204%20Have%20same%20pin%20resource%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2340728%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%26nbsp%3B%26nbsp%3B%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F207815%22%20target%3D%22_blank%22%3E%40db16122%3C%2FA%3E%26nbsp%3B%3CBR%20%2F%3E%3CBR%20%2F%3E%3C%2FP%3E%3CDIV%20class%3D%22%22%3E%3CDIV%20class%3D%22%22%3E%3CDIV%20class%3D%22%22%3E%3CDIV%20class%3D%22%22%3E%3CDIV%20class%3D%22%22%3E%3CDIV%20class%3D%22%22%3E%3CDIV%20class%3D%22%22%3E%3CP%3ESo%2C%20it%E2%80%99s%20not%20possible%20to%20use%20UART3%20and%20UART4%20at%20the%20same%20time%2C%20right%3F%3C%2FP%3E%3C%2FDIV%3E%3C%2FDIV%3E%3C%2FDIV%3E%3C%2FDIV%3E%3CDIV%20class%3D%22%22%3E%26nbsp%3B%3C%2FDIV%3E%3C%2FDIV%3E%3C%2FDIV%3E%3C%2FDIV%3E%3CDIV%20class%3D%22%22%3EThanks%3C%2FDIV%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2340238%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20IMX93%20UART%203%20%26amp%3B%20UART%204%20Have%20same%20pin%20resource%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2340238%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EYou%20need%20to%20select%20according%20to%20MUX%20Mode%20Select%20Field.%20You%20may%20use%20either%20UART3%20or%20UART4%3C%2FP%3E%3CP%3E110%20-%20Select%20mux%20mode%3A%20ALT6%20mux%20port%3A%20LPUART4_TX%20of%20instance%3A%20lpuart4%3C%2FP%3E%3CP%3E001%20-%20Select%20mux%20mode%3A%20ALT1%20mux%20port%3A%20LPUART3_TX%20of%20instance%3A%20lpuart3%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2341264%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20IMX93%20UART%203%20%26amp%3B%20UART%204%20Have%20same%20pin%20resource%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2341264%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EYou%20may%20use%20UART3%20and%20UART4%20at%20same%20time%20but%20with%20different%20port%20setting.%20You%20can%20not%20use%202%20UART%20with%202pin%20rxtx.%20You%20can%20use%202%20uart%20with%204pin%20rx1tx1%20rx2tx2%3C%2FP%3E%3CP%3EFor%20detailed%20pin%20setting%20you%20need%20to%20refer%20to%20IMX93%20usermanual%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2341853%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20IMX93%20UART%203%20%26amp%3B%20UART%204%20Have%20same%20pin%20resource%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2341853%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EIf%20RD0%20and%20TD0%20of%20enet1%20are%20not%20needed%20for%20other%20functions%2C%20then%20lpuart3%20can%20route%20to%20these%20two%20pins.%20In%20this%20case%2C%20lpuart4%20can%20route%20to%20gpio%20io15%20and%20io14.%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%221.png%22%20style%3D%22width%3A%20488px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%221.png%22%20style%3D%22width%3A%20488px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F380756i16FCD699C13FCA69%2Fimage-size%2Flarge%3Fv%3Dv2%26amp%3Bpx%3D999%22%20role%3D%22button%22%20title%3D%221.png%22%20alt%3D%221.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FP%3E%3CBR%20%2F%3E%3CP%3EIf%20RD0%20and%20TD0%20of%20enet2%20are%20not%20needed%20for%20other%20functions%2C%20then%20lpuart4%20can%20route%20to%20these%20two%20pins.%20In%20this%20case%2C%20lpuart3%20can%20route%20to%20gpio%20io15%20and%20io14.%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%222.png%22%20style%3D%22width%3A%20490px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%222.png%22%20style%3D%22width%3A%20490px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F380757i983D81EEE5C38709%2Fimage-size%2Flarge%3Fv%3Dv2%26amp%3Bpx%3D999%22%20role%3D%22button%22%20title%3D%222.png%22%20alt%3D%222.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FP%3E%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E