IMX6Solo Deep sleep issue?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

IMX6Solo Deep sleep issue?

3,045件の閲覧回数
ramesh6663
Contributor III

We are facing 2 issues in our IMX6solo customised board.

  • Failure to resume from a Deep Sleep Mode
  • High Current in Deep Sleep Mode (~60mA)

After we checked the PMIC power rails with Reference design,

 we found VIN3 in our design used 3.3V as input which was generated SW2 of the PMIC. We are taking the VDDHIGH_IN O/P power from VGEN6. So this may cause the issue?

VIN3 also need to be power SYS_4V2 ??? as like all Switching regulator input?

Please find the snap shot of PMIC circuitry design of our project.

ラベル(1)
タグ(3)
0 件の賞賛
返信
2 返答(返信)

2,854件の閲覧回数
ramesh6663
Contributor III

Hi Igor,

   Thanks for your help.

Regards,

Rameshkumar

0 件の賞賛
返信

2,854件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi ramesh

please check sect.2.7 Measuring points on the Freescale SABRE SD platform

AN4715 i.MX 6Solo Power Consumption Measurement

https://www.nxp.com/docs/en/application-note/AN4715.pdf 

for correct measurements, to check if ~60mA is for all board.

> we found VIN3 in our design used 3.3V as input which was generated SW2 of the PMIC.

>We are taking the VDDHIGH_IN O/P power from VGEN6. So this may cause the issue?

I do not think so

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信