How to set up DSI D-PHY speed for low resolution panel?

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

How to set up DSI D-PHY speed for low resolution panel?

Jump to solution
1,904 Views
oliverkuo
Contributor IV

Hi all,

I'm working on our i.MX8MQ custom board with DSI-LVDS bridge (Ti SN65DSI84) and trying to enable a 1024*768@60 LVDS panel, the BSP is Android P900_100.

DSI driver seems not able to work out usable CM/CN/CO values for DPHY PLL setting.

[ 2.413670] nwl_dsi-imx mipi_dsi@30A00000: [drm:imx_nwl_try_phy_speed] *ERROR* Cannot setup PHY for mode: 1024x600 @50400 kHz
[ 2.413676] nwl_dsi-imx mipi_dsi@30A00000: [drm:imx_nwl_try_phy_speed] *ERROR* PHY_REF clk: 27000000, bit clk: 403200000

I attached my dts file and log, timing table of panel is below.

static const struct display_timing sn65_default_timing = {
.pixelclock = { 44400000, 50400000, 65200000 },
.hactive = { 1024, 1024, 1024 },
.hfront_porch = { 304, 320, 338 },
.hsync_len = { 0, 0, 0 },
.hback_porch = { 0, 0, 0 },
.vactive = { 600, 600, 600 },
.vfront_porch = { 12, 25, 38 },
.vsync_len = { 0, 0, 0 },
.vback_porch = { 0, 0, 0 },

.flags = DISPLAY_FLAGS_HSYNC_HIGH |
DISPLAY_FLAGS_VSYNC_HIGH |
DISPLAY_FLAGS_DE_HIGH |
DISPLAY_FLAGS_PIXDATA_NEGEDGE,

}

The phyref_rates[] only defined 3 clock rates, if this is fixed and unchangeable, it looks like impossible to work out usable CM/CN/CO values!?

/* Possible valid PHY reference clock rates*/
u32 phyref_rates[] = {
24000000,
25000000,
27000000,
};

Anyone can help?

0 Kudos
1 Solution
1,414 Views
igorpadykov
NXP Employee
NXP Employee

Hi Oliver

seems driver is designed to support CEA861-F timing standards to drive displays at

different resolutions, as described in sect.15.3.2.7 DTG Timing Standards

i.MX8MDQ Reference Manual
https://www.nxp.com/docs/en/reference-manual/IMX8MDQLQRM.pdf

For developing other timings may be recommended to proceed with help

of NXP Professional Services | NXP 

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

View solution in original post

3 Replies
1,415 Views
igorpadykov
NXP Employee
NXP Employee

Hi Oliver

seems driver is designed to support CEA861-F timing standards to drive displays at

different resolutions, as described in sect.15.3.2.7 DTG Timing Standards

i.MX8MDQ Reference Manual
https://www.nxp.com/docs/en/reference-manual/IMX8MDQLQRM.pdf

For developing other timings may be recommended to proceed with help

of NXP Professional Services | NXP 

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

1,414 Views
oliverkuo
Contributor IV

Hi igor,

Thanks for your quick reply, now I understand, I'll try to find a panel which meets to the standard.

0 Kudos
1,248 Views
myy
Contributor II

you solve it?

0 Kudos