DDR Address Mirror Issues

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

DDR Address Mirror Issues

4,402件の閲覧回数
tony_l_cai
Contributor III

Hi all,

What's meaning about the DDR Address Mirror?

Could you give me a sample in ddr application? In other word, when will use it?

ラベル(3)
0 件の賞賛
返信
2 返答(返信)

3,458件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Tony

"DDR Address Mirror" means that some DDR signals

change (as described in Table 44-6. Address mirroring options i.MX6DQ RM

rev.3  7/2015), for example :

DRAM_A3 appears as DRAM_A3 for Chip select 0 and

as DRAM_A4 signal Chip select 1.

This is useful for for easy board DDR routing. From software point of

view there are no changes.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信

3,458件の閲覧回数
tony_l_cai
Contributor III

Dear igor,

     From the following article, I seem to understand a little that the address mirroring can make the pin connect to each other to make the layout so simple, But I still don't know why can do that. Why won't all these pins connect to each other make any error?

     DDR3 memory mirroring - PCB layout - Welldone Blog - FEDEVEL

Could you give more and futher illustration?

0 件の賞賛
返信