CSI Parallel Interface on i.MX6 Dualite

[krishnaprasada]

Hi

I am using i.MX6 Duallite processor to interface a camera Sensor via its CSI-Parallel Port.

The Camera Sensor requires a Master CLK ( a free running clock) which need to be supplied from the processor.

In turn the Camera output consists of Data Lines [0:9], HSYNC, VSYNC and Pixel clock.

Now the CSI Interface Pin-outs on the i.MX6 Dual Lite shows that the CSI0_MCLK is muxed with CSI0_HSYNC. In this case, what is the suggestion by Freescale community regarding the connectivity of MCLK and HSYNC signals?

[aven_tsao]

Please reference to the SARBE SD board, the pin named CSI0_MCLK is configure as HSYNC input and the Master clock for camera is connected to the pin named GPIO_0. The GPIO_0 can provide clock output function.