About AUD_TXFS PAD state in i.MX6SL.

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

About AUD_TXFS PAD state in i.MX6SL.

ソリューションへジャンプ
1,277件の閲覧回数
keitanagashima
Senior Contributor I

Dear Sir or Madam,

External Pull down resistor was connected "AUD_TXFS" pad (H21) in i.MX6SL.

The default pad's state is Input Keeper, but the pad's state was seen as "High" before uboot processing.

Is it possible to keep the pad's state "Low" from power-on to Kernel operation?

Best Regards,

Keita

ラベル(1)
0 件の賞賛
返信
1 解決策
995件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hi,

  Perhaps the problem is concerned with general power up issue,

when during short period of stabilization states of pins are not defined,

and - moreover - some GPIOs may be actively driven. 

Regards,

Yuri.

元の投稿で解決策を見る

0 件の賞賛
返信
8 返答(返信)
995件の閲覧回数
keitanagashima
Senior Contributor I

Hello. Yuri,

> is it possible to look at the schematic (via request) ?

Yes, possible.

But, I'd like to send it by secure transfer.

Could you tell me your e-mail address?

Best Regards,

Keita

0 件の賞賛
返信
995件の閲覧回数
Yuri
NXP Employee
NXP Employee

my E-mail :

Yuri.Muhin@nxp.com

~Yuri.

0 件の賞賛
返信
995件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

  You may try 1K Ohm pull down resistor, but - first - please check

if the high level on the aud_txfs pin is not produced by an external circuit.

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信
995件の閲覧回数
keitanagashima
Senior Contributor I

Hi Yuri,

Hello. Thank you for your reply.

We put the 1K Ohm pull down register, but the result wasn't solved. (The voltage level decrease a little.)

Do you have other idea?

(Or, does it set "AUD_TXFS" to High in iROM?)

Best Regards,

Keita

0 件の賞賛
返信
996件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hi,

  Perhaps the problem is concerned with general power up issue,

when during short period of stabilization states of pins are not defined,

and - moreover - some GPIOs may be actively driven. 

Regards,

Yuri.

0 件の賞賛
返信
995件の閲覧回数
keitanagashima
Senior Contributor I

Hi Yuri,


Thank you for your reply.

Is it possible to avoid this phenomenon? (impossible?)

Best Regards,

Keita

0 件の賞賛
返信
995件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hi,

> Is it possible to avoid this phenomenon? (impossible?)

I am afraid - no. Nevertheless, please check i.MX6 power up sequence.

Regards,

Yuri.

0 件の賞賛
返信
995件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello, Keita !

is it possible to look at the schematic (via request) ?

Regards,

Yuri.

0 件の賞賛
返信