8MMINID4 Reference Design + eMMC boot issue

cancel
Showing results for 
Search instead for 
Did you mean: 

8MMINID4 Reference Design + eMMC boot issue

Jump to solution
135 Views
Contributor I

Hi Supporter,

 

We follow 8MMINID4 to design a new HW and replace NAND to eMMC as below.

KennyChu_2-1606902331512.png

KennyChu_3-1606902417471.png

 

We can update image successfully by using UUU tool. Please check UUU log and uuu.auto for command list.

After reboot, it will hang up at u-boot and complain "MMC Device 1 not found". 

Can you help to check and advise?

 

boot up log:

U-Boot SPL 2019.04-lf-5.4.y_v2019.04+g48508669 (Dec 02 2020 - 02:47:35 +0000)

power_pca9450_init

DDRINFO: start DRAM init

Training FAILED

DDRINFO:ddrphy calibration done

DDRINFO: ddrmix config done

Normal Boot

Trying to boot from MMC2

MMC Device 1 not found

spl: could not find mmc device 1. error: -19

SPL: failed to boot from all boot devices

 

In U-boot prompt, we can found eMMC device at port2.

log:

u-boot=>

u-boot=> mmc list

FSL_SDHC: 2

u-boot=> mmc dev 1

MMC Device 1 not found

no mmc device at slot 1

u-boot=> mmc dev 2

switch to partitions #0, OK

mmc2(part 0) is current device

u-boot=>

Regards,

Kenny

0 Kudos
1 Solution
109 Views
NXP TechSupport
NXP TechSupport

In the software the uSDHC3 clock is not initialized in default. We must let CONFIG_SYS_FSL_USDHC_NUM=2 to run the uSDHC3 clock initialization code. How to add you can refer to the thread by my colleague.

https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/Enabling-uSDHC1-of-i-MX8MM-Based-On-L5-4...

View solution in original post

0 Kudos
6 Replies
130 Views
NXP TechSupport
NXP TechSupport

Which uSDHC are you using for emmc? uSDHC1?

0 Kudos
111 Views
Contributor I

@b45499 

Any update?

0 Kudos
110 Views
NXP TechSupport
NXP TechSupport

In the software the uSDHC3 clock is not initialized in default. We must let CONFIG_SYS_FSL_USDHC_NUM=2 to run the uSDHC3 clock initialization code. How to add you can refer to the thread by my colleague.

https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/Enabling-uSDHC1-of-i-MX8MM-Based-On-L5-4...

View solution in original post

0 Kudos
101 Views
Contributor I

@b45499 

Thanks a lot. It can enter kernel now.

0 Kudos
97 Views
NXP TechSupport
NXP TechSupport

Good news it works now.

0 Kudos
129 Views
Contributor I

We are using uSDHC3. You can check ROM Fuse map below.

KennyChu_1-1606905019617.png

 

0 Kudos