i.MX95 Triple display Linux Patch

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

i.MX95 Triple display Linux Patch

i.MX95 Triple display Linux Patch

i.MX95 Triple Display Patches for LF-6.6.52-2.2.0 BSP.
iMX95 19x19 EVK.
qiang_limpu_se_0-1739859470230.pngqiang_limpu_se_0-1739859470230.png

 

 
Patches files:
0001-iMX95-EVK-IT6263-LVDS-to-HDMI-bridge-chip-combine-it.patch
Combine IT6263 with simple panel driver, no EDID is needed, 720P and 1080P display mode had been added as two examples.
 
0002-IT6263-Always-reported-connected-for-force-output.patch
Let IT6263 always report cable connected to force output HDMI signals.
 
0003-iMX95-EVK-add-LVDS-clone-mode-based-on-IT6263.patch
LVDS clone mode is supported on two LVDS ports, they output same content and same timing from one DPU display engine (1920*1080@60fps).
 
0004-iMX95-EVK-add-dual-LVDS-interleaver-mode-based-on-IT.patch
LVDS interleave mode is supported on two LVDS ports, they output different content and same timing from one DPU display engine (3840*1080@60fps).
 
0005-iMX95-EVK-add-triple-display-support.patch
Triple display is supported, 1 MIPI DSI + 2 LVDS. 
imx95-19x19-evk-triple-display-lvds-clone.dtb: the two LVDS is in clone mode.
imx95-19x19-evk-triple-display-lvds-interleaver.dtb: the two LVDS is in interleave mode.
 
For 1 MIPI DSI + 2 LVDS display clone mode:
qiang_limpu_se_0-1739858854733.pngqiang_limpu_se_0-1739858854733.png

For 1 MIPI DSI + 2 LVDS Interleave mode:

qiang_limpu_se_2-1739859096402.pngqiang_limpu_se_2-1739859096402.png

 

 

Know issues: 
Due to bridge numbers (3) and DPU engine/Pixel link/Pixel Interleaver number (2) is not aligned, during kernel boot up, there will be followed link error log, but there is no real function impact.
 
[    3.178741] imx95-ldb 4b0c0000.syscon:ldb@4: Failed to create device link (0x180) with 4b010000.syscon:bridge@8
...
[    4.209299] imx95-pixel-interleaver 4b0d0000.bridge: Failed to create device link (0x180) with 4b400000.display-controller
[    4.220355] imx95-pixel-interleaver 4b0d0000.bridge: Failed to create device link (0x180) with 4b400000.display-controller
...
 
 
2025-8-19 update: Add the patch for L6.12.20_2.0.0 BSP.
lf-6.12.20-2.0.0_triple_display_patches.zip
 
2026-9-7 update: Add patch for L6.18.37_2.1.0 BSP based on FRDM-IMX95.
 
Labels (2)
Attachments
Comments

Hello https://community.nxp.com/t5/user/viewprofilepage/user-id/4760,

do you know if the patch will be included in the standard BSP?

Is it availble an update patch for 6.12.34_2.1.0?

Pls. let me know if the DDR on the board is DDR5 or DDDR4.

 

BR
Stefano

 

Hi @StefanoGattazzo 

Do you  get any issue to try the patch on 6.12.34_2.1.0? I think it is close to 6.12.20.

Hi qiang_li-mpu_se,

I asked in advance before test.

 

BR

Stefano

%3CLINGO-SUB%20id%3D%22lingo-sub-2046000%22%20slang%3D%22en-US%22%20mode%3D%22UPDATE%22%3Ei.MX95%20Triple%20display%20Linux%20Patch%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2046000%22%20slang%3D%22en-US%22%20mode%3D%22UPDATE%22%3E%0A%3CDIV%3Ei.MX95%20Triple%20Display%20Patches%20for%20LF-6.6.52-2.2.0%20BSP.%3C%2FDIV%3E%0A%3CDIV%3EiMX95%2019x19%20EVK.%3C%2FDIV%3E%0A%3CDIV%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22qiang_limpu_se_0-1739859470230.png%22%20style%3D%22width%3A%20397px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22qiang_limpu_se_0-1739859470230.png%22%20style%3D%22width%3A%20397px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F324438i0E3BD5E7F8678E2F%2Fimage-dimensions%2F397x616%3Fv%3Dv2%22%20width%3D%22397%22%20height%3D%22616%22%20role%3D%22button%22%20title%3D%22qiang_limpu_se_0-1739859470230.png%22%20alt%3D%22qiang_limpu_se_0-1739859470230.png%22%20%2F%3E%3Cspan%20class%3D%22lia-inline-image-caption%22%20onclick%3D%22event.preventDefault()%3B%22%3Eqiang_limpu_se_0-1739859470230.png%3C%2Fspan%3E%3C%2Fspan%3E%3CSPAN%20class%3D%22lia-inline-image-caption%22%20onclick%3D%22event.preventDefault()%3B%22%3Eqiang_limpu_se_0-1739859470230.png%3C%2FSPAN%3E%3C%2FSPAN%3E%0A%3CBR%20%2F%3E%0A%3C%2FDIV%3E%0A%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%0A%3CDIV%3E%3CSTRONG%3EPatches%20files%3A%3C%2FSTRONG%3E%3C%2FDIV%3E%0A%3CDIV%3E0001-iMX95-EVK-IT6263-LVDS-to-HDMI-bridge-chip-combine-it.patch%3C%2FDIV%3E%0A%3CDIV%3E%3CSPAN%3E%20Combine%20IT6263%20with%20simple%20panel%20driver%2C%20no%20EDID%20is%20needed%2C%20720P%20and%201080P%20display%20mode%20had%20been%20added%20as%20two%20examples.%3C%2FSPAN%3E%3C%2FDIV%3E%0A%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%0A%3CDIV%3E0002-IT6263-Always-reported-connected-for-force-output.patch%3C%2FDIV%3E%0A%3CDIV%3E%3CSPAN%3E%20Let%20IT6263%20always%20report%20cable%20connected%20to%20force%20output%20HDMI%20signals.%3C%2FSPAN%3E%3C%2FDIV%3E%0A%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%0A%3CDIV%3E0003-iMX95-EVK-add-LVDS-clone-mode-based-on-IT6263.patch%3C%2FDIV%3E%0A%3CDIV%3E%3CSPAN%3E%20LVDS%20clone%20mode%20is%20supported%20on%20two%20LVDS%20ports%2C%20they%20output%20same%20content%20and%20same%20timing%20from%20one%20DPU%20display%20engine%20(1920*1080%4060fps).%3C%2FSPAN%3E%3C%2FDIV%3E%0A%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%0A%3CDIV%3E0004-iMX95-EVK-add-dual-LVDS-interleaver-mode-based-on-IT.patch%3C%2FDIV%3E%0A%3CDIV%3E%3CSPAN%3E%20LVDS%20interleave%20mode%20is%20supported%20on%20two%20LVDS%20ports%2C%20they%20output%20different%20content%20and%20same%20timing%20from%20one%20DPU%20display%20engine%20(3840*1080%4060fps).%3C%2FSPAN%3E%3C%2FDIV%3E%0A%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%0A%3CDIV%3E0005-iMX95-EVK-add-triple-display-support.patch%3C%2FDIV%3E%0A%3CDIV%3E%3CSPAN%3E%20Triple%20display%20is%20supported%2C%201%20MIPI%20DSI%20%2B%202%20LVDS.%26nbsp%3B%3C%2FSPAN%3E%3C%2FDIV%3E%0A%3CDIV%3E%3CSPAN%3E%20imx95-19x19-evk-triple-display-lvds-clone.dtb%3A%20the%20two%20LVDS%20is%20in%20clone%20mode.%3C%2FSPAN%3E%3C%2FDIV%3E%0A%3CDIV%3E%3CSPAN%3E%20imx95-19x19-evk-triple-display-lvds-interleaver.dtb%3A%20the%20two%20LVDS%20is%20in%20interleave%20mode.%3C%2FSPAN%3E%3C%2FDIV%3E%0A%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%0A%3CDIV%3E%3CSTRONG%3EFor%201%20MIPI%20DSI%20%2B%202%20LVDS%20display%20clone%20mode%3A%3C%2FSTRONG%3E%3C%2FDIV%3E%0A%3CDIV%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22qiang_limpu_se_0-1739858854733.png%22%20style%3D%22width%3A%20701px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22qiang_limpu_se_0-1739858854733.png%22%20style%3D%22width%3A%20701px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F324435i6D7772A0115510DD%2Fimage-dimensions%2F701x372%3Fv%3Dv2%22%20width%3D%22701%22%20height%3D%22372%22%20role%3D%22button%22%20title%3D%22qiang_limpu_se_0-1739858854733.png%22%20alt%3D%22qiang_limpu_se_0-1739858854733.png%22%20%2F%3E%3Cspan%20class%3D%22lia-inline-image-caption%22%20onclick%3D%22event.preventDefault()%3B%22%3Eqiang_limpu_se_0-1739858854733.png%3C%2Fspan%3E%3C%2Fspan%3E%3CSPAN%20class%3D%22lia-inline-image-caption%22%20onclick%3D%22event.preventDefault()%3B%22%3Eqiang_limpu_se_0-1739858854733.png%3C%2FSPAN%3E%3C%2FSPAN%3E%0A%3CP%3E%3CSTRONG%3EFor%201%20MIPI%20DSI%20%2B%202%20LVDS%20Interleave%20mode%3A%3C%2FSTRONG%3E%3C%2FP%3E%0A%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22qiang_limpu_se_2-1739859096402.png%22%20style%3D%22width%3A%20710px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22qiang_limpu_se_2-1739859096402.png%22%20style%3D%22width%3A%20710px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F324437i87256BD1DC195612%2Fimage-dimensions%2F710x361%3Fv%3Dv2%22%20width%3D%22710%22%20height%3D%22361%22%20role%3D%22button%22%20title%3D%22qiang_limpu_se_2-1739859096402.png%22%20alt%3D%22qiang_limpu_se_2-1739859096402.png%22%20%2F%3E%3Cspan%20class%3D%22lia-inline-image-caption%22%20onclick%3D%22event.preventDefault()%3B%22%3Eqiang_limpu_se_2-1739859096402.png%3C%2Fspan%3E%3C%2Fspan%3E%3CSPAN%20class%3D%22lia-inline-image-caption%22%20onclick%3D%22event.preventDefault()%3B%22%3Eqiang_limpu_se_2-1739859096402.png%3C%2FSPAN%3E%3C%2FSPAN%3E%0A%3CBR%20%2F%3E%0A%3CBR%20%2F%3E%0A%3C%2FDIV%3E%0A%3CDIV%3E%3CSTRONG%3EKnow%20issues%3A%26nbsp%3B%3C%2FSTRONG%3E%3C%2FDIV%3E%0A%3CDIV%3EDue%20to%20bridge%20numbers%20(3)%20and%20DPU%20engine%2FPixel%20link%2FPixel%20Interleaver%20number%20(2)%20is%20not%20aligned%2C%20during%20kernel%20boot%20up%2C%20there%20will%20be%20followed%20link%20error%20log%2C%20but%20there%20is%20no%20real%20function%20impact.%3C%2FDIV%3E%0A%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%0A%3CDIV%3E%5B%26nbsp%3B%20%26nbsp%3B%203.178741%5D%20imx95-ldb%204b0c0000.syscon%3Aldb%404%3A%20Failed%20to%20create%20device%20link%20(0x180)%20with%204b010000.syscon%3Abridge%408%3C%2FDIV%3E%0A%3CDIV%3E...%3C%2FDIV%3E%0A%3CDIV%3E%5B%26nbsp%3B%20%26nbsp%3B%204.209299%5D%20imx95-pixel-interleaver%204b0d0000.bridge%3A%20Failed%20to%20create%20device%20link%20(0x180)%20with%204b400000.display-controller%3C%2FDIV%3E%0A%3CDIV%3E%5B%26nbsp%3B%20%26nbsp%3B%204.220355%5D%20imx95-pixel-interleaver%204b0d0000.bridge%3A%20Failed%20to%20create%20device%20link%20(0x180)%20with%204b400000.display-controller%3C%2FDIV%3E%0A%3CDIV%3E...%3C%2FDIV%3E%0A%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%0A%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%0A%3CDIV%3E%3CSTRONG%3E2025-8-19%20update%3A%20Add%20the%20patch%20for%20L6.12.20_2.0.0%20BSP.%3C%2FSTRONG%3E%3C%2FDIV%3E%0A%3CDIV%3Elf-6.12.20-2.0.0_triple_display_patches.zip%3C%2FDIV%3E%0A%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%0A%3CDIV%3E2026-9-7%20update%3A%20Add%20patch%20for%20L6.18.37_2.1.0%20BSP%20based%20on%20FRDM-IMX95.%3C%2FDIV%3E%0A%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%0A%3C%2FLINGO-BODY%3E%3CLINGO-LABS%20id%3D%22lingo-labs-2046000%22%20slang%3D%22en-US%22%20mode%3D%22UPDATE%22%3E%3CLINGO-LABEL%3EBL%3A%20Auto%3C%2FLINGO-LABEL%3E%3CLINGO-LABEL%3EBL%3A%20non-Auto%3C%2FLINGO-LABEL%3E%3C%2FLINGO-LABS%3E
No ratings
Version history
Last update:
a week ago
Updated by: