Notes of using eclipse to debug Native RTOS on Cortex-A

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Notes of using eclipse to debug Native RTOS on Cortex-A

Notes of using eclipse to debug Native RTOS on Cortex-A

Customer proposed to debug code on A core during development stage. 

HW: i.MX93/i.MX8MP

SW: L6.1.36, Real-time edge

Feature:

  • Besides debugging code, enabled compiling image by eclipse.
  • cpu0 boot, then kick off/halt other secondary cpu, debug code on secondary cpu core.
  • Auto reset board and connect jlink to be convenient for restarting debugging.

 

Attachments
%3CLINGO-SUB%20id%3D%22lingo-sub-1942970%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ENotes%20of%20using%20eclipse%20to%20debug%20Native%20RTOS%20on%20Cortex-A%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1942970%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%0A%3CP%3ECustomer%20proposed%20to%20debug%20code%20on%20A%20core%20during%20development%20stage.%26nbsp%3B%3C%2FP%3E%0A%3CP%3EHW%3A%20i.MX93%2Fi.MX8MP%3C%2FP%3E%0A%3CP%3ESW%3A%20L6.1.36%2C%20Real-time%20edge%3C%2FP%3E%0A%3CP%3EFeature%3A%3C%2FP%3E%0A%3CUL%20class%3D%22lia-list-style-type-disc%22%3E%0A%3CLI%3EBesides%20debugging%20code%2C%20enabled%20compiling%20image%20by%20eclipse.%3C%2FLI%3E%0A%3CLI%3Ecpu0%20boot%2C%20then%20kick%20off%2Fhalt%20other%20secondary%20cpu%2C%20debug%20code%20on%20secondary%20cpu%20core.%3C%2FLI%3E%0A%3CLI%3EAuto%20reset%20board%20and%20connect%20jlink%20to%20be%20convenient%20for%20restarting%20debugging.%3C%2FLI%3E%0A%3C%2FUL%3E%0A%3CBR%20%2F%3E%0A%3C%2FLINGO-BODY%3E
No ratings
Version history
Last update:
‎08-28-2024 08:29 PM
Updated by: