I am working on a tight design with a 12G series chip, and using the SPI interface as a slow asynchronous interface, where CLK and SS are not used. Can the not Slave Select line be held low (via programming) for long periods of time and effectively used as a GPIO output?
