How can I bypass the ddr initialization on T1042D4RDB ?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

How can I bypass the ddr initialization on T1042D4RDB ?

ソリューションへジャンプ
1,356件の閲覧回数
Almagest97
Contributor I

I'm trying to understand how bypass initialization works. But, There is not enough information in T1042 reference manual. I need to bypass the initialization process for SDRAM after re-initialize the system. When I reset the board, CPLD resets the whole board component, including SDRAM. I want to do not reset the SDRAM for hot start according to my design. Is this possible with reference design board ?

I must use the data that is written before system reset. Therefore, Is it enough to sets BI bit and re-sets all configuration register after the reset ? If it's enough, What is the meaning of the following sentence ? 

"Initialization routine will be bypassed, software is responsible for initializing memory through DDR_SDRAM_MD_CTRL register."

Should I sets DDR_SDRAM_MD_CTRL for this issue?

Thanks.

ラベル(1)
0 件の賞賛
返信
1 解決策
1,348件の閲覧回数
ufedor
NXP Employee
NXP Employee

> Is this possible with reference design board ?

Not possible.

Firmware does not distinguish power-on reset and CPLD reset because the same PORESET_B is asserted.

> Should I sets DDR_SDRAM_MD_CTRL for this issue?

If DDR SDRAM devices are already initialized - no.

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
1,349件の閲覧回数
ufedor
NXP Employee
NXP Employee

> Is this possible with reference design board ?

Not possible.

Firmware does not distinguish power-on reset and CPLD reset because the same PORESET_B is asserted.

> Should I sets DDR_SDRAM_MD_CTRL for this issue?

If DDR SDRAM devices are already initialized - no.

0 件の賞賛
返信