Post-quantum implementation

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Post-quantum implementation

744 Views
September
Contributor I

I have a few questions regarding PQ.

Are there any chips that currently support , or other chips that are capable of having these implemented:

-supersingular isogeny type encryption based on diffie-Hellman protocol and twisted Edwards curves (SIDH, EdSIDH)

-“lattice-based” cryptography (I am not referring to Latticesemi, the company.)

Thanks.
I’m reading up on these chips that almost come close enough, but I’m not too sure about the deeper details.

SE050-E 2HQ1

LPC55S69

 

 

 

Labels (1)
0 Kudos
1 Reply

730 Views
Kan_Li
NXP TechSupport
NXP TechSupport

Hi @September ,

 

I am sorry, but so far SE050E hasn't supported SIDH or EDSIDH yet, you may implement them in SW with the help of a host controller such as LPC55S69, or develop some custom applets based on SE051P  to implement them.

 

Have a great day,
Kan


-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!
- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

0 Kudos