Use S32K144 I/D Cache?

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Use S32K144 I/D Cache?

1,993 次查看
paul_xu
Contributor II

Hi ,

      The S32K-RM_rev4.pdf contains an introduction to the caches  "The device includes one 4KB code cache  to minimize the performance impact of memory access latencies". I could not know how to use it in my project. And it seems that the example generated by S32DS for ARM V1.3 SDK does not include the cache initialization section. If there is a application note about cache use or a example?S32K‌ 

      best regards!

      Paul Xu

0 项奖励
回复
1 回复

1,613 次查看
danielmartynek
NXP TechSupport
NXP TechSupport

Hi

Unfortunately, there is neither an application note nor an example for S32K.

You can refer to Optimizing Performance on Kinetis K-series MCUs.

Unlike the Kinetis K-series, the S32Kxx has only two cache regions R0, R2.

See S32Kxx_Memory_Map.xlsx.

Regards,

Daniel

0 项奖励
回复