Use S32K144 I/D Cache?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Use S32K144 I/D Cache?

2,048件の閲覧回数
paul_xu
Contributor II

Hi ,

      The S32K-RM_rev4.pdf contains an introduction to the caches  "The device includes one 4KB code cache  to minimize the performance impact of memory access latencies". I could not know how to use it in my project. And it seems that the example generated by S32DS for ARM V1.3 SDK does not include the cache initialization section. If there is a application note about cache use or a example?S32K‌ 

      best regards!

      Paul Xu

0 件の賞賛
返信
1 返信

1,668件の閲覧回数
danielmartynek
NXP TechSupport
NXP TechSupport

Hi

Unfortunately, there is neither an application note nor an example for S32K.

You can refer to Optimizing Performance on Kinetis K-series MCUs.

Unlike the Kinetis K-series, the S32Kxx has only two cache regions R0, R2.

See S32Kxx_Memory_Map.xlsx.

Regards,

Daniel

0 件の賞賛
返信