TRGMUX Configuration Issue: LCU0_OUT0 Not Routed to eMIOS_0_CH_7_G

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

TRGMUX Configuration Issue: LCU0_OUT0 Not Routed to eMIOS_0_CH_7_G

634 Views
GaneshBhagwat
Contributor IV

Hi,

The LCU output is correctly observable on its direct physical pin. However, when routing this signal via TRGMUX to an eMIOS channel (and then to the corresponding eMIOS output pin), the signal does not appear on the eMIOS physical pin.

Currently, my LCU output is working correctly on LCU0_OUT0, which is mapped to pin [F17] PTD3. However, I would like to route the same output signal to another pin, specifically eMIOS_0_CH_7_G on [R3] PTE9.

I have configured TRGMUX for this purpose, but the signal is not appearing on the target pin. I referred to the following discussion, which seems to describe a similar setup (please confirm if this is the correct approach):
https://community.nxp.com/t5/S32K/Routing-signals-to-emios-from-trgmux-using-s32-Design-Studio/m-p/1...

I have also attached a ZIP file of my project for reference. Could you please review it and help identify why the routing is not functioning as expected?

 

GaneshBhagwat_0-1776434556128.png

 

 

Additionally, I noticed that routing works when using LCU outputs directly, but I encounter issues when trying other routing paths. Any insights on this would also be helpful.

Could you please help me resolve this issue?

Thanks and regards,
Ganesh Bhagwat

0 Kudos
Reply
3 Replies

562 Views
Robin_Shen
NXP TechSupport
NXP TechSupport

Hi Ganesh,

Below is the signal routing diagram that customer drew for me back then. Please confirm whether you also need to configure the signal direction as him.

Diagram for Signal routing attempted.png

Since I sent the modified example code directly to that customer, I forgot to upload a screenshot of the Trigger MUX configuration in my reply. The textual description in that reply might be confusing you, so I will post a screenshot of the modified Trigger MUX configuration for your understanding:

Trgmux Logic Trigger difference between PWM_Trigmux_Test_v0_M7_0_0 and MultChannelADC_PWM_Measurement_S32K358.png

Please note that the eMIOS_0_CH_7_G signal is internally provided by TRGMUX_INT_OUT38 via the Input SSS selection of the IMCR567. See “S32K358_Input Muxing eMIOS_0_CH[7]_G SIUL_IMCR567 TRGMUX_INT_OUT38.png” shown below. eMIOS_0_CH_7_G is not selected to be input from a certain pin (PTE9\PTE7\PTB1).

Siul2_Port_Ip_SetInputBuffer(NULL, 0, FALSE, 567-512, PORT_INPUT_MUX_ALT4);//eMIOS0_CH7  IMCR567 to 0x4 (TRGMUX_INT_OUT38)

S32K358_Input Muxing eMIOS_0_CH[7]_G SIUL_IMCR567 TRGMUX_INT_OUT38.png


Best Regards,
Robin
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "ACCEPT AS SOLUTION" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.

-------------------------------------------------------------------------------

0 Kudos
Reply

550 Views
GaneshBhagwat
Contributor IV

Hi @Robin_Shen

I tried the pin configuration you suggested, but it's still not working.

What is working:
- I can see the physical output on **LCU0_OUT0** (PTD pin) as expected.

What is not working:
- After routing LCU0_OUT0 through **TRGMUX** to **PTE9**, I cannot see any signal on PTE9 on the scope.
- I tested PTE9 configured both as input and as output, but still no signal appears.

My goal is to route the LCU0_OUT0 signal through TRGMUX to an eMIOS channel and then finally to a physical pin (PTE9).

I have not done any eMIOS configuration yet. Is eMIOS channel configuration required to properly route and output the signal from TRGMUX to the pin? Or should the TRGMUX routing work independently?

For my application, I need the LCU output to appear on PTE9 (or any eMIOS-connected pin).

I have attached the current pinout and TRGMUX settings for your reference.

Could you please help me understand what I might be missing?

Thank you for your support.

Ganesh BhagwatTrigMux.png

0 Kudos
Reply

261 Views
Robin_Shen
NXP TechSupport
NXP TechSupport

Thank you for your explanation. I understand the current situation:

The LCU OUTPUT (LCU0_OUT0~11) pins are implemented, and the Trigger Mux Output (TRGMUX_OUT0-7) pins are implemented.

You want to output the LCU OUTPUT to a specific pin using a method other than the two methods mentioned above. For example, you want to input LCU_n_lcm_out_i[1:4] to eMIOS_n_ipp_ind_emios_ch[ ] via TRGMUX, and then output it to the eMIOS pin using some other method.

 

I read section "63.5.3.6 UC modes" of the S32K3XXRM and did not find any mode that supports directly outputting signals from the input eMIOS pin.

Figure 238. PCMC connections diagram shows that the signals connected to the TRGMUX output to the eMIOS module are eMIOS_n_ipp_ind_emios_ch[ ] and eMIOS_0_1_2_emios_odis[0:3].

Please note that eMIOS_n_ipp_ind_emios_ch[ ], which I mentioned in a previous post, is actually the eMIOS input signal, usually input to modes such as SAIC, PEC, and IPWM.

Should we consider using eMIOS_0_1_2_emios_odis[0:3]? "63.1.4 eMIOS disabling": eMIOS can disable its output using its disable inputs. Disable inputs[3:0] are driven from the flag out bits[11:8].

For more details, please read "63.5.3.16.11 Output disable" in S32K3XXRM Rev12. My idea is to configure the PWM output to remain unchanged, i.e., full duty cycle PWM. Then, the LCU output is routed to eMIOS_0_1_2_emios_odis[0:3] via TRGMUX, which will directly disable the eMIOS output, making its output follow the LCU output.

0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-2353020%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ETRGMUX%20Configuration%20Issue%3A%20LCU0_OUT0%20Not%20Routed%20to%20eMIOS_0_CH_7_G%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2353020%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%2C%3C%2FP%3E%3CP%3EThe%20LCU%20output%20is%20correctly%20observable%20on%20its%20direct%20physical%20pin.%20However%2C%20when%20routing%20this%20signal%20via%20TRGMUX%20to%20an%20eMIOS%20channel%20(and%20then%20to%20the%20corresponding%20eMIOS%20output%20pin)%2C%20the%20signal%20does%20not%20appear%20on%20the%20eMIOS%20physical%20pin.%3C%2FP%3E%3CP%3ECurrently%2C%20my%20LCU%20output%20is%20working%20correctly%20on%20%3CSTRONG%3ELCU0_OUT0%3C%2FSTRONG%3E%2C%20which%20is%20mapped%20to%20pin%20%3CSTRONG%3E%5BF17%5D%20PTD3%3C%2FSTRONG%3E.%20However%2C%20I%20would%20like%20to%20route%20the%20same%20output%20signal%20to%20another%20pin%2C%20specifically%20%3CSTRONG%3EeMIOS_0_CH_7_G%3C%2FSTRONG%3E%20on%20%3CSTRONG%3E%5BR3%5D%20PTE9%3C%2FSTRONG%3E.%3C%2FP%3E%3CP%3EI%20have%20configured%20TRGMUX%20for%20this%20purpose%2C%20but%20the%20signal%20is%20not%20appearing%20on%20the%20target%20pin.%20I%20referred%20to%20the%20following%20discussion%2C%20which%20seems%20to%20describe%20a%20similar%20setup%20(please%20confirm%20if%20this%20is%20the%20correct%20approach)%3A%3CBR%20%2F%3E%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2FS32K%2FRouting-signals-to-emios-from-trgmux-using-s32-Design-Studio%2Fm-p%2F1832877%3Fprofile.language%3Den%22%20target%3D%22_blank%22%3Ehttps%3A%2F%2Fcommunity.nxp.com%2Ft5%2FS32K%2FRouting-signals-to-emios-from-trgmux-using-s32-Design-Studio%2Fm-p%2F1832877%3Fprofile.language%3Den%3C%2FA%3E%3C%2FP%3E%3CP%3EI%20have%20also%20attached%20a%20ZIP%20file%20of%20my%20project%20for%20reference.%20Could%20you%20please%20review%20it%20and%20help%20identify%20why%20the%20routing%20is%20not%20functioning%20as%20expected%3F%3C%2FP%3E%3CBR%20%2F%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22GaneshBhagwat_0-1776434556128.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22GaneshBhagwat_0-1776434556128.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22GaneshBhagwat_0-1776434556128.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22GaneshBhagwat_0-1776434556128.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22GaneshBhagwat_0-1776434556128.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F382766i9E8A903EF074999A%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22GaneshBhagwat_0-1776434556128.png%22%20alt%3D%22GaneshBhagwat_0-1776434556128.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CBR%20%2F%3E%3CBR%20%2F%3E%3CP%3EAdditionally%2C%20I%20noticed%20that%20routing%20works%20when%20using%20LCU%20outputs%20directly%2C%20but%20I%20encounter%20issues%20when%20trying%20other%20routing%20paths.%20Any%20insights%20on%20this%20would%20also%20be%20helpful.%3C%2FP%3E%3CP%3ECould%20you%20please%20help%20me%20resolve%20this%20issue%3F%3C%2FP%3E%3CP%3EThanks%20and%20regards%2C%3CBR%20%2F%3EGanesh%20Bhagwat%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2353598%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20TRGMUX%20Configuration%20Issue%3A%20LCU0_OUT0%20Not%20Routed%20to%20eMIOS_0_CH_7_G%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2353598%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%20%40%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F57959%22%20target%3D%22_blank%22%3E%3CSPAN%20class%3D%22%22%3ERobin_Shen%3C%2FSPAN%3E%3C%2FA%3E%3C%2FP%3E%3CP%3EI%20tried%20the%20pin%20configuration%20you%20suggested%2C%20but%20it's%20still%20not%20working.%3C%2FP%3E%3CP%3E%3CSTRONG%3EWhat%20is%20working%3A%3C%2FSTRONG%3E%3CBR%20%2F%3E-%20I%20can%20see%20the%20physical%20output%20on%20**LCU0_OUT0**%20(PTD%20pin)%20as%20expected.%3C%2FP%3E%3CP%3E%3CSTRONG%3EWhat%20is%20not%20working%3A%3C%2FSTRONG%3E%3CBR%20%2F%3E-%20After%20routing%20LCU0_OUT0%20through%20**TRGMUX**%20to%20**PTE9**%2C%20I%20cannot%20see%20any%20signal%20on%20PTE9%20on%20the%20scope.%3CBR%20%2F%3E-%20I%20tested%20PTE9%20configured%20both%20as%20input%20and%20as%20output%2C%20but%20still%20no%20signal%20appears.%3C%2FP%3E%3CP%3EMy%20goal%20is%20to%20route%20the%20%3CSTRONG%3ELCU0_OUT0%3C%2FSTRONG%3E%26nbsp%3Bsignal%20through%20TRGMUX%20to%20an%20%3CSTRONG%3EeMIOS%20channel%3C%2FSTRONG%3E%26nbsp%3Band%20then%20finally%20to%20a%20physical%20pin%20(PTE9).%3C%2FP%3E%3CP%3EI%20have%20not%20done%20any%20eMIOS%20configuration%20yet.%20Is%20eMIOS%20channel%20configuration%20required%20to%20properly%20route%20and%20output%20the%20signal%20from%20TRGMUX%20to%20the%20pin%3F%20Or%20should%20the%20TRGMUX%20routing%20work%20independently%3F%3C%2FP%3E%3CP%3EFor%20my%20application%2C%20I%20need%20the%20LCU%20output%20to%20appear%20on%20PTE9%20(or%20any%20eMIOS-connected%20pin).%3C%2FP%3E%3CP%3EI%20have%20attached%20the%20current%20pinout%20and%20TRGMUX%20settings%20for%20your%20reference.%3C%2FP%3E%3CP%3ECould%20you%20please%20help%20me%20understand%20what%20I%20might%20be%20missing%3F%3C%2FP%3E%3CP%3EThank%20you%20for%20your%20support.%3C%2FP%3E%3CP%3EGanesh%20Bhagwat%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22TrigMux.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22TrigMux.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22TrigMux.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22TrigMux.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F382935i4B17849DC203FE5B%2Fimage-size%2Flarge%3Fv%3Dv2%26amp%3Bpx%3D999%22%20role%3D%22button%22%20title%3D%22TrigMux.png%22%20alt%3D%22TrigMux.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2353440%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20TRGMUX%20Configuration%20Issue%3A%20LCU0_OUT0%20Not%20Routed%20to%20eMIOS_0_CH_7_G%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2353440%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%26nbsp%3BGanesh%2C%3C%2FP%3E%0A%3CP%3EBelow%20is%20the%20signal%20routing%20diagram%20that%20customer%20drew%20for%20me%20back%20then.%20Please%20confirm%20whether%20you%20also%20need%20to%20configure%20the%20signal%20direction%20as%20him.%3C%2FP%3E%0A%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22Diagram%20for%20Signal%20routing%20attempted.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22Diagram%20for%20Signal%20routing%20attempted.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22Diagram%20for%20Signal%20routing%20attempted.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F382868i646513AF758F21AD%2Fimage-size%2Flarge%3Fv%3Dv2%26amp%3Bpx%3D999%22%20role%3D%22button%22%20title%3D%22Diagram%20for%20Signal%20routing%20attempted.png%22%20alt%3D%22Diagram%20for%20Signal%20routing%20attempted.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%0A%3CP%3ESince%20I%20sent%20the%20modified%20example%20code%20directly%20to%20that%20customer%2C%20I%20forgot%20to%20upload%20a%20screenshot%20of%20the%20%3CSTRONG%3ETrigger%20MUX%3C%2FSTRONG%3E%20configuration%20in%20my%20reply.%20The%20textual%20description%20in%20that%20reply%20might%20be%20confusing%20you%2C%20so%20I%20will%20post%20a%20screenshot%20of%20the%20modified%20%3CSTRONG%3ETrigger%20MUX%3C%2FSTRONG%3E%20configuration%20for%20your%20understanding%3A%3C%2FP%3E%0A%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22Trgmux%20Logic%20Trigger%20difference%20between%20PWM_Trigmux_Test_v0_M7_0_0%20and%20MultChannelADC_PWM_Measurement_S32K358.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22Trgmux%20Logic%20Trigger%20difference%20between%20PWM_Trigmux_Test_v0_M7_0_0%20and%20MultChannelADC_PWM_Measurement_S32K358.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22Trgmux%20Logic%20Trigger%20difference%20between%20PWM_Trigmux_Test_v0_M7_0_0%20and%20MultChannelADC_PWM_Measurement_S32K358.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F382872i4981D232E4AC1490%2Fimage-size%2Flarge%3Fv%3Dv2%26amp%3Bpx%3D999%22%20role%3D%22button%22%20title%3D%22Trgmux%20Logic%20Trigger%20difference%20between%20PWM_Trigmux_Test_v0_M7_0_0%20and%20MultChannelADC_PWM_Measurement_S32K358.png%22%20alt%3D%22Trgmux%20Logic%20Trigger%20difference%20between%20PWM_Trigmux_Test_v0_M7_0_0%20and%20MultChannelADC_PWM_Measurement_S32K358.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%0A%3CP%3EPlease%20note%20that%20the%20%3CSTRONG%3EeMIOS_0_CH_7_G%3C%2FSTRONG%3E%20signal%20is%20internally%20provided%20by%20%3CSTRONG%3ETRGMUX_INT_OUT38%3C%2FSTRONG%3E%20via%20the%20%3CSTRONG%3EInput%20SSS%3C%2FSTRONG%3E%20selection%20of%20the%20%3CSTRONG%3EIMCR567%3C%2FSTRONG%3E.%20See%20%E2%80%9CS32K358_Input%20Muxing%20eMIOS_0_CH%5B7%5D_G%20SIUL_IMCR567%20TRGMUX_INT_OUT38.png%E2%80%9D%20shown%20below.%20%3CSTRONG%3EeMIOS_0_CH_7_G%3C%2FSTRONG%3E%20is%20not%20selected%20to%20be%20input%20from%20a%20certain%20pin%20(PTE9%5CPTE7%5CPTB1).%3C%2FP%3E%0A%3CP%3E%3CSPAN%3E%3CSTRONG%3ESiul2_Port_Ip_SetInputBuffer%3C%2FSTRONG%3E(NULL%2C%200%2C%20FALSE%2C%20567-512%2C%20PORT_INPUT_MUX_ALT4)%3B%2F%2FeMIOS%3C%2FSPAN%3E%3CSTRONG%3E0%3C%2FSTRONG%3E%3CSPAN%3E_CH%3C%2FSPAN%3E%3CSTRONG%3E7%3C%2FSTRONG%3E%3CSPAN%3E%26nbsp%3B%26nbsp%3B%3C%2FSPAN%3E%3CSTRONG%3EIMCR567%3C%2FSTRONG%3E%3CSPAN%3E%26nbsp%3Bto%200x4%20(%3C%2FSPAN%3E%3CSTRONG%3ETRGMUX_INT_OUT38%3C%2FSTRONG%3E%3CSPAN%3E)%3C%2FSPAN%3E%3C%2FP%3E%0A%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22S32K358_Input%20Muxing%20eMIOS_0_CH%5B7%5D_G%20SIUL_IMCR567%20TRGMUX_INT_OUT38.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22S32K358_Input%20Muxing%20eMIOS_0_CH%5B7%5D_G%20SIUL_IMCR567%20TRGMUX_INT_OUT38.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22S32K358_Input%20Muxing%20eMIOS_0_CH%5B7%5D_G%20SIUL_IMCR567%20TRGMUX_INT_OUT38.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F382876i6BEC4A55D4B323D3%2Fimage-size%2Flarge%3Fv%3Dv2%26amp%3Bpx%3D999%22%20role%3D%22button%22%20title%3D%22S32K358_Input%20Muxing%20eMIOS_0_CH%5B7%5D_G%20SIUL_IMCR567%20TRGMUX_INT_OUT38.png%22%20alt%3D%22S32K358_Input%20Muxing%20eMIOS_0_CH%5B7%5D_G%20SIUL_IMCR567%20TRGMUX_INT_OUT38.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%0A%3CP%3E%3CBR%20%2F%3EBest%20Regards%2C%3CBR%20%2F%3ERobin%3CBR%20%2F%3E-------------------------------------------------------------------------------%3CBR%20%2F%3ENote%3A%3CBR%20%2F%3E-%20If%20this%20post%20answers%20your%20question%2C%20please%20click%20the%20%22ACCEPT%20AS%20SOLUTION%22%20button.%20Thank%20you!%3C%2FP%3E%0A%3CP%3E-%20We%20are%20following%20threads%20for%207%20weeks%20after%20the%20last%20post%2C%20later%20replies%20are%20ignored%3CBR%20%2F%3EPlease%20open%20a%20new%20thread%20and%20refer%20to%20the%20closed%20one%2C%20if%20you%20have%20a%20related%20question%20at%20a%20later%20point%20in%20time.%3C%2FP%3E%0A%3CP%3E-------------------------------------------------------------------------------%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2360999%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20TRGMUX%20Configuration%20Issue%3A%20LCU0_OUT0%20Not%20Routed%20to%20eMIOS_0_CH_7_G%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2360999%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EThank%20you%20for%20your%20explanation.%20I%20understand%20the%20current%20situation%3A%3C%2FP%3E%0A%3CP%3EThe%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E%3CSTRONG%3ELCU%20OUTPUT%3C%2FSTRONG%3E%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E(LCU0_OUT0~11)%20pins%20are%20implemented%2C%20and%20the%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E%3CSTRONG%3ETrigger%20Mux%20Output%3C%2FSTRONG%3E%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E(TRGMUX_OUT0-7)%20pins%20are%20implemented.%3C%2FP%3E%0A%3CP%3EYou%20want%20to%20output%20the%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E%3CSTRONG%3ELCU%20OUTPUT%3C%2FSTRONG%3E%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3Eto%20a%20specific%20pin%20using%20a%20method%20other%20than%20the%20two%20methods%20mentioned%20above.%20For%20example%2C%20you%20want%20to%20input%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E%3CSTRONG%3ELCU_n_lcm_out_i%5B1%3A4%5D%3C%2FSTRONG%3E%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3Eto%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E%3CSTRONG%3EeMIOS_n_ipp_ind_emios_ch%5B%20%5D%3C%2FSTRONG%3E%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3Evia%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E%3CSTRONG%3ETRGMUX%3C%2FSTRONG%3E%2C%20and%20then%20output%20it%20to%20the%20eMIOS%20pin%20using%20some%20other%20method.%3C%2FP%3E%0A%3CBR%20%2F%3E%0A%3CP%3EI%20read%20section%20%22%3CSTRONG%3E63.5.3.6%20UC%20modes%3C%2FSTRONG%3E%22%20of%20the%20S32K3XXRM%20and%20did%20not%20find%20any%20mode%20that%20supports%20directly%20outputting%20signals%20from%20the%20input%20eMIOS%20pin.%3C%2FP%3E%0A%3CP%3E%3CSTRONG%3EFigure%20238.%20PCMC%20connections%20diagram%3C%2FSTRONG%3E%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3Eshows%20that%20the%20signals%20connected%20to%20the%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E%3CSTRONG%3ETRGMUX%3C%2FSTRONG%3E%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E%3CSTRONG%3Eoutput%3C%2FSTRONG%3E%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3Eto%20the%20eMIOS%20module%20are%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E%3CSTRONG%3EeMIOS_n_ipp_ind_emios_ch%3C%2FSTRONG%3E%5B%20%5D%20and%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E%3CSTRONG%3EeMIOS_0_1_2_emios_odis%3C%2FSTRONG%3E%5B0%3A3%5D.%3C%2FP%3E%0A%3CP%3EPlease%20note%20that%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E%3CSTRONG%3EeMIOS_n_ipp_ind_emios_ch%3C%2FSTRONG%3E%5B%20%5D%2C%20which%20I%20mentioned%20in%20a%20previous%20post%2C%20is%20actually%20the%20eMIOS%20input%20signal%2C%20usually%20input%20to%20modes%20such%20as%20SAIC%2C%20PEC%2C%20and%20IPWM.%3C%2FP%3E%0A%3CP%3EShould%20we%20consider%20using%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E%3CSTRONG%3EeMIOS_0_1_2_emios_odis%3C%2FSTRONG%3E%5B0%3A3%5D%3F%20%22%3CSTRONG%3E63.1.4%20eMIOS%20disabling%3C%2FSTRONG%3E%22%3A%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E%3CEM%3EeMIOS%20can%20disable%20its%20output%20using%20its%20disable%20inputs.%20Disable%20inputs%5B3%3A0%5D%20are%20driven%20from%20the%20flag%20out%20bits%5B11%3A8%5D.%3C%2FEM%3E%3C%2FP%3E%0A%3CP%3EFor%20more%20details%2C%20please%20read%20%22%3CSTRONG%3E63.5.3.16.11%20Output%20disable%3C%2FSTRONG%3E%22%20in%20S32K3XXRM%20Rev12.%20My%20idea%20is%20to%20configure%20the%20PWM%20output%20to%20remain%20unchanged%2C%20i.e.%2C%20full%20duty%20cycle%20PWM.%20Then%2C%20the%20LCU%20output%20is%20routed%20to%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E%3CSTRONG%3EeMIOS_0_1_2_emios_odis%3C%2FSTRONG%3E%5B0%3A3%5D%20via%20TRGMUX%2C%20which%20will%20directly%20disable%20the%20eMIOS%20output%2C%20making%20its%20output%20follow%20the%20LCU%20output.%3C%2FP%3E%3C%2FLINGO-BODY%3E