S32K344 SPI Master TX

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

S32K344 SPI Master TX

3,728 次查看
Xjh193
Contributor III

Hello,when i used s32k344 , I want to send a frame of 32 bit by LPSPI1. But  I get two frame of 32 bit on an oscilloscope. How is SPI module  configurated reference attachement. The same is true for other SPI modules. Please help me !

Xjh193_0-1645001402054.png

 

0 项奖励
回复
2 回复数

3,717 次查看
danielmartynek
NXP TechSupport
NXP TechSupport

Hi @Xjh193,

If TXMSK = 0, a new transfer is initiated only when the Transmit Data Register is written, so, if there is only one 32bit write to the FIFO, the module should send just one 32bit frame (FRAMESZ = 31).

 

Do you need to reset the FIFOs in the function?

There is an erratum regarding the FIFO reset:

ERR050456: LPSPI: Reset to fifo does not work as expected

https://www.nxp.com/webapp/Download?colCode=S32K3X4-0P55A-1P55A-ERRATA

 

Can you please try without the two writes to the Control Register?

 

Regards,

Daniel

 

0 项奖励
回复

3,699 次查看
Xjh193
Contributor III

hi @Daniel, the bug cause we found slow clock is not configured by MCU_CGM register.

Thank you!

0 项奖励
回复