If I understand your questions correctly, you would like to use SRAM address space that is by default allocated to Core 1 by Core 0.
MCU allows such accesses, as there are only different XBAR slaves for these SRAM controllers, but it is accessible by both cores, so I don't see an issue to join these areas together if you don't use Core 1.