Hi NXP experts,
As the RM mentiones, the PLLDIG supports a down-spread modulation.
Could you help provide more details about the function, such as the steps about how to enable/disable it?
Thansk in advance,
Gavin
解決済! 解決策の投稿を見る。
This feature is available directly in the S32DS clock configurator as you can see in the screenshot below:
元の投稿で解決策を見る