S32K3 RTD7.0.0 SWT

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

S32K3 RTD7.0.0 SWT

708 Views
Jason22
Contributor III

S32K314 RTD7.0.0 IP层

一个RTD5.0.0的SWT例程,运行没问题,将该例程提升至RTD7.0.0后,重新生成了配置代码和驱动代码,发现SWT异常,超时了也不会复位,即使不喂狗也不会复位,SWT配置和RTD7.0.0工程看门狗超时后的寄存器图片如下图所示。企业微信截图_17748505273378.png企业微信截图_17748499584141.png

SWT的寄存器中除了RRR,其他的都和RTD5.0.0的一致。但RTD5.0.0的例程中,MC_RGM的FERD全为0,但RTD7.0.0中全为1,POWER模块中这几项的配置是一样的,查看生成的配置文件也都是0,通过单步调试,发现在时钟初始化中的下图处,会将FERD寄存器都置为1(RTD5.0.0没有出现这样的情况),尝试手动清零没成功,优化等级均为O0,Power_Ip_Inity也没有按照配置文件设置FERD为0,这个寄存器会导致看门狗不进行复位嘛?是否还有其他可能的原因。

企业微信截图_1774851328757.png

Tags (3)
0 Kudos
Reply
5 Replies

659 Views
danielmartynek
NXP TechSupport
NXP TechSupport

Hello @Jason22,

Thank you for pointing this out.

It looks like there is a bug in the RTD Clock driver.

I will update the thread as soon as possible.

 

BR, Daniel

 

0 Kudos
Reply

458 Views
Jason22
Contributor III
Hello, @danielmartynek
Thank you for your support. I want to ask if there's any update on this issue.
BR, Jason
0 Kudos
Reply

439 Views
danielmartynek
NXP TechSupport
NXP TechSupport

Hello @Jason22,

This issue is caused by a bug in the RTD.
A ticket has already been created to address it; however, the ticket is still unresolved, and the target RTD fix version has not yet been determined.
As a workaround, you can call Power_Ip_Init before Clock_Ip_Init.

Regards,

Daniel

0 Kudos
Reply

430 Views
Jason22
Contributor III
Hello @danielmartynek
Thank you for your reply.This issue does not seem to arise in the S32K312.
If this issue is solved in the future, where can I see the solution or explanation of this issue? In a file like SW32K3_S32M27x_RTD_R23-11_7.0.0_D2511_ReleaseNotes?

BR,
Jason
0 Kudos
Reply

425 Views
danielmartynek
NXP TechSupport
NXP TechSupport

The issue appears to be related to the following erratum:
Mask Set Errata for Mask 0P55A / 1P55A – Errata [S32K3X4‑0P55A‑1P55A‑ERRATA]
ERR050583: MC_CGM: A functional reset occurring during a clock divider update may trigger a Power‑on Reset sequence.


This erratum is not present in:
Mask Set Errata for Mask 0P09C – Errata [S32K312‑0P09C‑ERRATA]


Yes, the information will be included in the release notes under: ARTDCMCU‑1650.

 

Regards,

Daniel

 
0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-2341990%22%20slang%3D%22zh-CN%22%20mode%3D%22CREATE%22%3ES32K3%20RTD7.0.0%20SWT%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2341990%22%20slang%3D%22zh-CN%22%20mode%3D%22CREATE%22%3E%3CP%3ES32K314%20RTD7.0.0%20IP%20Layer%3C%2FP%3E%3CP%3EAn%20RTD5.0.0%20SWT%20routine%20that%20runs%20without%20problems%2C%20after%20upgrading%20the%20routine%20to%20RTD7.0.0%20and%20regenerating%20the%20configuration%20code%20and%20driver%20code%2C%20I%20found%20that%20the%20SWT%20is%20abnormal%20and%20won't%20reset%20when%20it%20times%20out%2C%20even%20if%20it%20doesn't%20feed%20the%20dog.%20The%20SWT%20configuration%20and%20the%20register%20picture%20of%20the%20RTD7.0.0%20project%20watchdog%20after%20the%20timeout%20are%20shown%20below.%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_17748505273378.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_17748505273378.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_17748505273378.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_17748505273378.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_17748505273378.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_17748505273378.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F380784iB51E2B039BD627A3%2Fimage-size%2Flarge%3Fv%3Dv2%26amp%3Bpx%3D999%22%20role%3D%22button%22%20title%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_17748505273378.png%22%20alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_17748505273378.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_17748499584141.png%22%20style%3D%22width%3A%20870px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_17748499584141.png%22%20style%3D%22width%3A%20870px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_17748499584141.png%22%20style%3D%22width%3A%20870px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_17748499584141.png%22%20style%3D%22width%3A%20870px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_17748499584141.png%22%20style%3D%22width%3A%20870px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_17748499584141.png%22%20style%3D%22width%3A%20870px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F380785iAD785907493FC664%2Fimage-size%2Flarge%3Fv%3Dv2%26amp%3Bpx%3D999%22%20role%3D%22button%22%20title%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_17748499584141.png%22%20alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_17748499584141.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3EThe%20SWT%20registers%20are%20all%20the%20same%20as%20RTD5.0.0%20except%20for%20RRR.%20However%2C%20in%20the%20RTD5.0.0%20routine%2C%20the%20FERD%20of%20MC_RGM%20is%20all%200%2C%20but%20in%20RTD7.0.0%20it%20is%20all%201.%20The%20configuration%20of%20these%20items%20in%20the%20POWER%20module%20is%20the%20same%2C%20and%20checking%20the%20generated%20configuration%20file%2C%20they%20are%20also%20all%200.%20Through%20single-step%20debugging%2C%20I%20found%20that%20in%20the%20clock%20initialization%20in%20the%20following%20figure%2C%20it%20will%20set%20all%20the%20FERD%20registers%20to%201%20(this%20does%20not%20occur%20in%20RTD5.0.0)%2C%20and%20the%20optimization%20level%20is%20O0%2C%20and%20the%20Power_Ip_Input%20level%20is%20O0.%20I%20tried%20to%20manually%20clear%20the%20FERD%20registers%20without%20success%2C%20the%20optimization%20level%20is%20O0%2C%20and%20%3CSPAN%3EPower_Ip_Inity%20does%20not%20set%20FERD%20to%200%20according%20to%20the%20configuration%20file%2C%20can%20this%20register%20cause%20the%20watchdog%20to%20not%20reset%3F%20Is%20there%20any%20other%20possible%20reason.%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_1774851328757.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_1774851328757.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_1774851328757.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_1774851328757.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_1774851328757.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_1774851328757.png%22%20style%3D%22width%3A%20999px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F380790i46627D146B4370D1%2Fimage-size%2Flarge%3Fv%3Dv2%26amp%3Bpx%3D999%22%20role%3D%22button%22%20title%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_1774851328757.png%22%20alt%3D%22%E4%BC%81%E4%B8%9A%E5%BE%AE%E4%BF%A1%E6%88%AA%E5%9B%BE_1774851328757.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2342550%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20S32K3%20RTD7.0.0%20SWT%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2342550%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%26nbsp%3B%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F248181%22%20target%3D%22_blank%22%3E%40Jason22%3C%2FA%3E%2C%3C%2FP%3E%0A%3CP%3EThank%20you%20for%20pointing%20this%20out.%3C%2FP%3E%0A%3CP%3EIt%20looks%20like%20there%20is%20a%20bug%20in%20the%20RTD%20Clock%20driver.%3C%2FP%3E%0A%3CP%3EI%20will%20update%20the%20thread%20as%20soon%20as%20possible.%3C%2FP%3E%0A%3CBR%20%2F%3E%0A%3CP%3EBR%2C%20Daniel%3C%2FP%3E%0A%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2349090%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20S32K3%20RTD7.0.0%20SWT%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2349090%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EHello%20%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F160001%22%20target%3D%22_blank%22%3E%40danielmartynek%3C%2FA%3E%3CBR%20%2F%3EThank%20you%20for%20your%20reply.This%20issue%20does%20not%20seem%20to%20arise%20in%20the%20S32K312.%3CBR%20%2F%3EIf%20this%20issue%20is%20solved%20in%20the%20future%2C%20where%20can%20I%20see%20the%20solution%20or%20explanation%20of%20this%20issue%3F%20In%20a%20file%20like%20SW32K3_S32M27x_RTD_R23-11_7.0.0_D2511_ReleaseNotes%3F%3CBR%20%2F%3E%3CBR%20%2F%3EBR%2C%3CBR%20%2F%3EJason%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2349200%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20S32K3%20RTD7.0.0%20SWT%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2349200%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EThe%20issue%20appears%20to%20be%20related%20to%20the%20following%20erratum%3A%3CBR%20%2F%3EMask%20Set%20Errata%20for%20Mask%200P55A%20%2F%201P55A%20%E2%80%93%20Errata%20%5BS32K3X4%E2%80%910P55A%E2%80%911P55A%E2%80%91ERRATA%5D%3CBR%20%2F%3EERR050583%3A%20MC_CGM%3A%20A%20functional%20reset%20occurring%20during%20a%20clock%20divider%20update%20may%20trigger%20a%20Power%E2%80%91on%20Reset%20sequence.%3C%2FP%3E%0A%3CP%3E%3CBR%20%2F%3EThis%20erratum%20is%20not%20present%20in%3A%3CBR%20%2F%3EMask%20Set%20Errata%20for%20Mask%200P09C%20%E2%80%93%20Errata%20%5BS32K312%E2%80%910P09C%E2%80%91ERRATA%5D%3C%2FP%3E%0A%3CP%3E%3CBR%20%2F%3EYes%2C%20the%20information%20will%20be%20included%20in%20the%20release%20notes%20under%3A%20ARTDCMCU%E2%80%911650.%3C%2FP%3E%0A%3CBR%20%2F%3E%0A%3CP%3ERegards%2C%3C%2FP%3E%0A%3CP%3EDaniel%3C%2FP%3E%0A%3CH5%20class%3D%22title-and-elements%22%20id%3D%22toc-hId--1563627057%22%20id%3D%22toc-hId--1563829823%22%20id%3D%22toc-hId--1563829823%22%20id%3D%22toc-hId--1563829823%22%3E%26nbsp%3B%3C%2FH5%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2348968%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20S32K3%20RTD7.0.0%20SWT%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2348968%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%26nbsp%3B%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F248181%22%20target%3D%22_blank%22%3E%40Jason22%3C%2FA%3E%2C%3C%2FP%3E%0A%3CP%3EThis%20issue%20is%20caused%20by%20a%20bug%20in%20the%20RTD.%3CBR%20%2F%3EA%20ticket%20has%20already%20been%20created%20to%20address%20it%3B%20however%2C%20the%20ticket%20is%20still%20unresolved%2C%20and%20the%20target%20RTD%20fix%20version%20has%20not%20yet%20been%20determined.%3CBR%20%2F%3EAs%20a%20workaround%2C%20you%20can%20call%20Power_Ip_Init%20before%20Clock_Ip_Init.%3C%2FP%3E%0A%3CP%3ERegards%2C%3C%2FP%3E%0A%3CP%3EDaniel%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2348786%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20S32K3%20RTD7.0.0%20SWT%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2348786%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EHello%2C%20%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F160001%22%20target%3D%22_blank%22%3E%40danielmartynek%3C%2FA%3E%3CBR%20%2F%3EThank%20you%20for%20your%20support.%20I%20want%20to%20ask%20if%20there's%20any%20update%20on%20this%20issue.%3CBR%20%2F%3EBR%2C%20Jason%3C%2FLINGO-BODY%3E