S32K3 - Data Flash ECC Error

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

S32K3 - Data Flash ECC Error

Jump to solution
1,227 Views
ssean
Contributor IV

Hello.

Q1. Causes of ECC Errors
Write Interruption: It is understood that ECC errors can occur if a power reset occurs during a Write operation to the Data Flash area.

Is it possible for an ECC error to occur if a power reset happens during a Read operation in the Data Flash area?

Are there any internal MCU or MCAL functions/mechanisms during a Data Flash READ operation that could potentially trigger or cause an ECC error?

 

Q2. Data Error Suppression

Regarding the "Data Error Suppression" option, does this setting only affect the behavior after an ECC error has already occurred?

Alternatively, does this option have any impact on the probability or possibility of an ECC error occurring in the first place?

 

BRs,

Sean Sung

Tags (1)
0 Kudos
Reply
1 Solution
1,189 Views
danielmartynek
NXP TechSupport
NXP TechSupport

Hello @ssean,

1.

Write Interruption: It is understood that ECC errors can occur if a power reset occurs during a Write operation to the Data Flash area.

Yes, correct.

Is it possible for an ECC error to occur if a power reset happens during a Read operation in the Data Flash area? Are there any internal MCU or MCAL functions/mechanisms during a Data Flash READ operation that could potentially trigger or cause an ECC error?

No, the data record and its ECC checksum remain unchanged during read operations. An ECC error can only be detected if either the data record or its checksum was corrupted before the read occurred.

2.

Regarding the "Data Error Suppression" option, does this setting only affect the behavior after an ECC error has already occurred?

Yes, it suppresses the reaction.

Alternatively, does this option have any impact on the probability or possibility of an ECC error occurring in the first place?

No.

 

Regards,

Daniel

 

View solution in original post

0 Kudos
Reply
2 Replies
1,190 Views
danielmartynek
NXP TechSupport
NXP TechSupport

Hello @ssean,

1.

Write Interruption: It is understood that ECC errors can occur if a power reset occurs during a Write operation to the Data Flash area.

Yes, correct.

Is it possible for an ECC error to occur if a power reset happens during a Read operation in the Data Flash area? Are there any internal MCU or MCAL functions/mechanisms during a Data Flash READ operation that could potentially trigger or cause an ECC error?

No, the data record and its ECC checksum remain unchanged during read operations. An ECC error can only be detected if either the data record or its checksum was corrupted before the read occurred.

2.

Regarding the "Data Error Suppression" option, does this setting only affect the behavior after an ECC error has already occurred?

Yes, it suppresses the reaction.

Alternatively, does this option have any impact on the probability or possibility of an ECC error occurring in the first place?

No.

 

Regards,

Daniel

 

0 Kudos
Reply
1,174 Views
ssean
Contributor IV

@danielmartynek 

Thank you for the confirmation. I have understood clearly.

0 Kudos
Reply