S32K144 CMP Window Mode COUTA

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

S32K144 CMP Window Mode COUTA

ソリューションへジャンプ
1,260件の閲覧回数
yinq
Contributor I

Hi,

I have encountered some problem when configuring window mode of S32K144 , CMP module.

Attached is my test demo. I have used CMP_0 module, the positive input is the DAC, the negative input is the input 0,(logic analyzer channel 1 ,blue line,set freq=50kHz),the window/Sample input is the lptmr1 output(logic analyzer channel 3 ,yellow line,set freq=100Hz),the COUTA output is  logic analyzer channel 0。

yinq_1-1679626230744.png

yinq_0-1679626171855.png

yinq_2-1679626795211.png

yinq_3-1679627097323.png

Reference to s32k1xx-RM  45.7.5 Windowed mode (#s 5A & 5B),I think COUTA output should output 100Hz waveform when WINDOW is high. When WINDOW is low, output should keep the last state. Please help me check whether there is any problem with the current configuration?

 

Thank you very much for your help!

0 件の賞賛
返信
1 解決策
1,218件の閲覧回数
Robin_Shen
NXP TechSupport
NXP TechSupport

Hi yinq,

Sorry for my previous answer, how LPTMR and LPIT define the time of WINDOW=1 is not clear yet. Please use PDB_POnDLY[DLY1][DLY2] to define the time of WINDOW=1 first.

46.1.4 Pulse-Out Enable Register Implementation.png46.3.16 Pulse-Out n Delay register (PDB_POnDLY).png

Considering you are using S32K1 SDK RTM 3.0.3, you can use the following functions:
PDB_DRV_SetCmpPulseOutDelayForHigh
PDB_DRV_SetCmpPulseOutDelayForLow
PDB_DRV_SetCmpPulseOutEnable


Best Regards,
Robin
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
1,219件の閲覧回数
Robin_Shen
NXP TechSupport
NXP TechSupport

Hi yinq,

Sorry for my previous answer, how LPTMR and LPIT define the time of WINDOW=1 is not clear yet. Please use PDB_POnDLY[DLY1][DLY2] to define the time of WINDOW=1 first.

46.1.4 Pulse-Out Enable Register Implementation.png46.3.16 Pulse-Out n Delay register (PDB_POnDLY).png

Considering you are using S32K1 SDK RTM 3.0.3, you can use the following functions:
PDB_DRV_SetCmpPulseOutDelayForHigh
PDB_DRV_SetCmpPulseOutDelayForLow
PDB_DRV_SetCmpPulseOutEnable


Best Regards,
Robin
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

0 件の賞賛
返信