S32K1 Complementary PWM

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

S32K1 Complementary PWM

69件の閲覧回数
Chenxu1
Contributor II

Hi,NXP experts
We used the S32K142 chip in the air conditioning compressor project of Nissan. However, Nissan requested to know how the FTM of the chip ensures the achievement of complementary PWM output. Therefore, they would like to ask for assistance in providing explanations and supporting materials, or test reports for the verification of this function. Thank you.

Chenxu1_0-1785987344020.png

 



0 件の賞賛
返信
3 返答(返信)

51件の閲覧回数
Senlent
NXP TechSupport
NXP TechSupport

Hi@Chenxu1

It can read and test AN5303 and its provided bare-metal code.

https://www.nxp.com/docs/en/application-note/AN5303.pdf

Senlent_0-1785997622463.png

 

These are some steps I recorded during my previous testing, for your reference.

I set up complementary PWM mode and inserted a 2µs dead time (I forgot to save the complete project, but the modification is very simple).

Senlent_3-1785997707326.png

Senlent_1-1785997665931.png

Senlent_2-1785997677611.png

 

0 件の賞賛
返信

48件の閲覧回数
Chenxu1
Contributor II

Hi, Senlent, Tkx for your reply.
We are clear about how FTM outputs complementary PWM. At the chip level, how does it ensure that the complementary waveforms are not out of position? This is what our customers are interested in knowing.

0 件の賞賛
返信

46件の閲覧回数
Senlent
NXP TechSupport
NXP TechSupport

Hi@Chenxu1

the chip-level protection is mainly architectural: one channel defines the PWM timing, the companion channel is produced by internal complement logic, and optional dead-time/synchronized-update hardware preserves non-overlap and coherent updates.

S32K-RM Rev14.1:

Senlent_0-1785999338085.png

 

0 件の賞賛
返信