S32K TRGMUX I don't understand trgmux_in0~trgmux_in10

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

S32K TRGMUX I don't understand trgmux_in0~trgmux_in10

跳至解决方案
1,318 次查看
LijieDu
Contributor II

LijieDu_0-1692434035858.png

As shown in the above figure, I don't quite understand trgmux_in0~in10 and trgmux_out0~out10.

Does anyone can provide some docs to learn?

标记 (1)
0 项奖励
回复
1 解答
1,295 次查看
Senlent
NXP TechSupport
NXP TechSupport

Hi@LijieDu

you need to read S32K-RM -> Chapter 19 Trigger MUX Control (TRGMUX) for more detail.

Senlent_3-1692507958330.png

Senlent_4-1692508062175.png

 

 

 

在原帖中查看解决方案

0 项奖励
回复
5 回复数
1,296 次查看
Senlent
NXP TechSupport
NXP TechSupport

Hi@LijieDu

you need to read S32K-RM -> Chapter 19 Trigger MUX Control (TRGMUX) for more detail.

Senlent_3-1692507958330.png

Senlent_4-1692508062175.png

 

 

 

0 项奖励
回复
1,236 次查看
LijieDu
Contributor II

@Senlent Thanks!

But I still don't know how to make the trgmux_in4 as a valid signal to trigger lpit ch0.

 

 

0 项奖励
回复
1,221 次查看
Senlent
NXP TechSupport
NXP TechSupport

Hi@LijieDu

There are the following routines in the IDE, you can refer to this routine for modification, this is very simple, almost no need for users to modify the code

Senlent_0-1692626030928.png

Senlent_1-1692626416839.png

 

0 项奖励
回复
1,205 次查看
LijieDu
Contributor II

@Senlent Thanks!

I Saw it yesterday, and it run as you said.

Also, when I  shorted PTD3 to 5V, the lpit ch0 interrupt will also be triggered, So trgmux_in4 is enabled when there is a rising edge on the pin PTD3, right?

0 项奖励
回复
1,198 次查看
Senlent
NXP TechSupport
NXP TechSupport
0 项奖励
回复