S32K TRGMUX I don't understand trgmux_in0~trgmux_in10

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

S32K TRGMUX I don't understand trgmux_in0~trgmux_in10

ソリューションへジャンプ
810件の閲覧回数
LijieDu
Contributor II

LijieDu_0-1692434035858.png

As shown in the above figure, I don't quite understand trgmux_in0~in10 and trgmux_out0~out10.

Does anyone can provide some docs to learn?

タグ(1)
0 件の賞賛
1 解決策
787件の閲覧回数
Senlent
NXP TechSupport
NXP TechSupport

Hi@LijieDu

you need to read S32K-RM -> Chapter 19 Trigger MUX Control (TRGMUX) for more detail.

Senlent_3-1692507958330.png

Senlent_4-1692508062175.png

 

 

 

元の投稿で解決策を見る

0 件の賞賛
5 返答(返信)
788件の閲覧回数
Senlent
NXP TechSupport
NXP TechSupport

Hi@LijieDu

you need to read S32K-RM -> Chapter 19 Trigger MUX Control (TRGMUX) for more detail.

Senlent_3-1692507958330.png

Senlent_4-1692508062175.png

 

 

 

0 件の賞賛
728件の閲覧回数
LijieDu
Contributor II

@Senlent Thanks!

But I still don't know how to make the trgmux_in4 as a valid signal to trigger lpit ch0.

 

 

0 件の賞賛
713件の閲覧回数
Senlent
NXP TechSupport
NXP TechSupport

Hi@LijieDu

There are the following routines in the IDE, you can refer to this routine for modification, this is very simple, almost no need for users to modify the code

Senlent_0-1692626030928.png

Senlent_1-1692626416839.png

 

0 件の賞賛
697件の閲覧回数
LijieDu
Contributor II

@Senlent Thanks!

I Saw it yesterday, and it run as you said.

Also, when I  shorted PTD3 to 5V, the lpit ch0 interrupt will also be triggered, So trgmux_in4 is enabled when there is a rising edge on the pin PTD3, right?

0 件の賞賛
690件の閲覧回数
Senlent
NXP TechSupport
NXP TechSupport
0 件の賞賛