S32K FTM Modified Combine Mode functionality

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

S32K FTM Modified Combine Mode functionality

861 次查看
mario_casto
Contributor I

Hi everyone,

I'm using FTM module in Modified combine mode but I have a doubt with channel (n) match value.
In the Reference manual explain the possibility to set fixed a value for ch(n) and while ch(n+1) can be varied. Also the Driver function "FTM_DRV_UpdatePwmChannel" does not allow to change ch(n)  (it can be changed only if FTM counter is disabled).

I tried to use my function update procedure and I found that is possible to change ch(n) and ch(n+1) while FTM counter is enabled and I see the correct behavior on my scope for the PMW duty.

I don't see any advice against this variation on ch(n) match value ( as I said in RM there is only a fixed value use), but I like to be sure that is possible without any problem to perform this procedure.

Thank you for your help.

 

0 项奖励
回复
1 回复

845 次查看
PetrS
NXP TechSupport
NXP TechSupport

Hi,

there was a discussion with the application team, and they do not see any issues here with C(n)V/C(n+1)V/MOD register update/synchronization in the modified combine mode. The description in RM is just rather a suggestion (the words is 'is intended to'). Anyway the recent driver implementation follows the RM suggestion.
If you create own code for CnV update it will be functional, as you confirmed.

BR, Petr

0 项奖励
回复