FlexIo I2S continuous clock ON

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

FlexIo I2S continuous clock ON

616 次查看
MohitManvar
Contributor III

Board: S32K142 Eval board

 

Hello Experts,

I'm using S32 design studio 3.4 with RTM 4.0.3.

I configured FlexIO to simulate I2S waveforms. drivers are generating proper waveforms when calling SendData function. 

I need continuous clock on even there is no call of send data function.

 

to over come this I'm using following statement after initializing I2S with flexio :

 

 

FLEXIO->TIMCTL[0] |= FLEXIO_TIMCTL_TIMOD(1); 

 

 

 

It is enabling SCLK continuous, but LRCK is not enabling with it. even it is triggered by SCLK.
please do needful to get this resolved.

additionally for future use case I need data buffer to be set for DMA to transfer data continually. 

Regards,
Mohit M

标记 (2)
0 项奖励
回复
1 回复

550 次查看
RomanVR
NXP Employee
NXP Employee

Hi @MohitManvar 

Could you please provide me more details about the configurations you did to get your driver working properly, as well as the specific changes you made to enable the SCLK continuous operation? This will help me analyze your issue on my end. It would also be very helpful if you could share your project to test it.

Additionally, please also consider that when emulating I2S using FlexIO as master, 2 timers are involved, one generates the bit clock (BCLK or SCLK) and control the 2 shift registers, and the other generates the frame sync (LRCLK). From your statement, it seems that you have configured the timer responsible for the bit clock, but it would be worthwhile to check whether the timer for generating the frame sync (LRCLK) has been correctly configured as well.

Regarding the DMA implementation, it can be used to control the data operations of the shifters used in the FlexIO module, for more detailed information please refer to the S32K1 Reference Manual.

I'll be waiting for your response and please let me know if you have more doubts.

- RomanVR.

Best Regards!
0 项奖励
回复