Emios interrupt on a Center Aligned Output PWM with Dead Time Insertion Buffered channel

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Emios interrupt on a Center Aligned Output PWM with Dead Time Insertion Buffered channel

1,002件の閲覧回数
Alfredo_Rubio
Contributor II

I would like to implement an interrupt in a flank of an eMios channel that is operating under the Center Aligned Output PWM with Dead Time Insertion Buffered (OPWMCB) mode. It is possible to do it. I'm reading the Reference manual but haven't found the way to doit. I which register you confiture the interrupt functionality?

0 件の賞賛
返信
1 返信

983件の閲覧回数
PetrS
NXP TechSupport
NXP TechSupport

Hi,

eMIOS channel interrupt is enabled in channel Control register's FEN bit. If set (and DMA bit is cleared) interrupt request to core is triggered when Sn[FLAG] is set. 
In OPWMCB mode flag is set either on training edge or both edges, based on MODE field setting.

BR, Petr

0 件の賞賛
返信