Hi NXP Team,
I have some question relate dot the S32G SoC
1. TX and RX are PCIeGen3 compliant from equalisation point of view?
2. What is the RX package insertion loss? I simulated the c10_rx_typ_.s4p oucstone file but the results are a little bit confusing
Thanks
