Question for pull down resistor in S32K358

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Question for pull down resistor in S32K358

ソリューションへジャンプ
1,056件の閲覧回数
Changwoo82
Contributor II

From the datasheet, 3.3V GPIO pull up/down resistance is 20 ~ 60kohm under condition like pull up @ 0.3 x VDD_HV_A/B, pull down @ 0.7 x VDD_HV_A/B.

Could I understand that minimum internal pull down resistor is 20kohm in all cases?

I'm sorry that I can't understand that condition. 

Thank you.

0 件の賞賛
返信
1 解決策
1,041件の閲覧回数
lukaszadrapa
NXP TechSupport
NXP TechSupport

Hi @Changwoo82 

This specification is valid only for mentioned conditions, so it can slightly vary at different conditions. The pull up/down device is emulated by a FET transistor on the chip. On previous devices, it was usually specified using pull up/down current flowing though the FET, not by resistance. But you can still expect values around those 20-60k.
Anyway, considering the worst case 60k, it's highly recommended to not rely on internal pull up/down when it is needed. For robustness, it's recommended to use external resistors 4K7 - 10K, especially in noisy environment.

Regards,

Lukas

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
1,042件の閲覧回数
lukaszadrapa
NXP TechSupport
NXP TechSupport

Hi @Changwoo82 

This specification is valid only for mentioned conditions, so it can slightly vary at different conditions. The pull up/down device is emulated by a FET transistor on the chip. On previous devices, it was usually specified using pull up/down current flowing though the FET, not by resistance. But you can still expect values around those 20-60k.
Anyway, considering the worst case 60k, it's highly recommended to not rely on internal pull up/down when it is needed. For robustness, it's recommended to use external resistors 4K7 - 10K, especially in noisy environment.

Regards,

Lukas

0 件の賞賛
返信