XIRQ Timing

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

XIRQ Timing

2,302件の閲覧回数
bws22
Contributor I
What is the minimum pulse width required to trigger an XIRQ interrupt request? I imagine that it has to be held low for one clock cycle, but I'm not sure. I'm using a 9S12DP256 processor specifically with the PLL active (3x multiplication).
ラベル(1)
0 件の賞賛
返信
2 返答(返信)

1,129件の閲覧回数
Alban
Senior Contributor II
I would agree with you. The clock cycle will be used to lock the source of the interrupt.
 
If the event is shorter, an interrupt is triggered but the spurious vector as stated in other post.
 
Therefore, do make sure you are declaring the Spurious Interrupt vector and assign it to some proper code to prevent your application from crashing...
 
Cheers,
Alban.
0 件の賞賛
返信

1,129件の閲覧回数
NetGhost
Contributor I
Got any info on XIRQ timings? I have the same question about IRQ, and I supose it the same...
If you use a too short pulse IRQ is not decodified and You end up with a spurius interrupt. If it's too long, meaning longer than IRQ routine execution time, you get another interrupt without desiring it, or some times, depending on pulse timings you get another spurious interrupt...
 
Best Regards
0 件の賞賛
返信