S12ZVM clock module and PLL configuration - SW examples

cancel
Showing results for 
Search instead for 
Did you mean: 

S12ZVM clock module and PLL configuration - SW examples

S12ZVM clock module and PLL configuration - SW examples

In the attached zip file you can find three software examples demonstrating clock module and PLL configuration on MagniV device MC9S12ZVM.

The examples are made in CodeWarrior IDE v10.6 (Eclipse).

The main.c source file of each project provides detailed description, comments and important notes.

 

The source code can be used with other devices within MagniV family based on S12Z core such as S12ZVL, S12ZVC, S12ZVH/Y, but the precaution must be considered about the max bus frequency of the device.

 

p.s. Revision 2:

SYNR, REFDIV and POSTDIV values changed in PLL initialization to achieve highest PLL locking time.

Labels (1)
Attachments
Comments

hii 

i am not able to download the documetS12ZVM-PLL-CW106_Rev2.zip

can u please share the link for this document?

can u please share the link for this document?

Hi spn0534@gmail.com,

Thank you for reporting.

It has been updated.

BR, Daniel

thank you daniel

Version history
Revision #:
1 of 1
Last update:
‎03-24-2016 04:37 AM
Updated by: