S12Z - Simulating ECC errors at RAM by debug access

cancel
Showing results for 
Search instead for 
Did you mean: 

S12Z - Simulating ECC errors at RAM by debug access

S12Z - Simulating ECC errors at RAM by debug access

For debug purposes, it is possible to read and write the user data and

the ECC value directly from/to the SRAM memory. For these debug accesses a register

interface is available.

 

By the debug access and writing incorrect data + ECC values into the system memory, 

the single and double bit ECC errors may be simulated for checking the software error handling.

 

The debug registers may be modified only in a special mode.

 

The tested address 0x3000 is excluded from linker use - see prm linker file.

 

I hope it helps you.

Radek

Labels (1)
Attachments
Version history
Revision #:
1 of 1
Last update:
‎05-11-2017 09:48 AM
Updated by: