Interfacing 8-bit parallel memory with MC9S12XEP100

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Interfacing 8-bit parallel memory with MC9S12XEP100

708件の閲覧回数
shraddhanagle
Contributor II

Hello,

I have interfaced MC9S12XEP100 with 8-bit (16 address lines) parallel EEPROM where the A0 line of MC9S12XEP100 is connected to A0 line of EEPROM, A1 line of MC9S12XEP100 is connected to A1 line of EEPROM and so on till A15. While accessing the memory HDBE bit in EBICTL0 register is set to zero which implies DATA[15:8], UDS, and LDS disabled and ASIZ is set to 16. However, it is observed that only odd addresses of memory is accessed by the MC9S12XEP100. The A0 line of controller remains at logic HIGH level. 

Is there any way to access the whole 8-bit memory using MC9S12XEP100 for above mentioned hardware configuration?

0 件の賞賛
返信
1 返信

460件の閲覧回数
lama
NXP TechSupport
NXP TechSupport

Hi,

I created a document "a few" days ago which answer your question and probably provides something more.

https://community.nxp.com/docs/DOC-93594 

Search for Chapter 6 in the document attached to previous link .

Best regards,

Ladislav

0 件の賞賛
返信