Interfacing 8-bit parallel memory with MC9S12XEP100

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Interfacing 8-bit parallel memory with MC9S12XEP100

686 次查看
shraddhanagle
Contributor II

Hello,

I have interfaced MC9S12XEP100 with 8-bit (16 address lines) parallel EEPROM where the A0 line of MC9S12XEP100 is connected to A0 line of EEPROM, A1 line of MC9S12XEP100 is connected to A1 line of EEPROM and so on till A15. While accessing the memory HDBE bit in EBICTL0 register is set to zero which implies DATA[15:8], UDS, and LDS disabled and ASIZ is set to 16. However, it is observed that only odd addresses of memory is accessed by the MC9S12XEP100. The A0 line of controller remains at logic HIGH level. 

Is there any way to access the whole 8-bit memory using MC9S12XEP100 for above mentioned hardware configuration?

0 项奖励
回复
1 回复

438 次查看
lama
NXP TechSupport
NXP TechSupport

Hi,

I created a document "a few" days ago which answer your question and probably provides something more.

https://community.nxp.com/docs/DOC-93594 

Search for Chapter 6 in the document attached to previous link .

Best regards,

Ladislav

0 项奖励
回复